# Am4IDL3208G

Data Sheet



July 2003

The following document specifies Spansion memory products that are now offered by both Advanced Micro Devices and Fujitsu. Although the document is marked with the name of the company that originally developed the specification, these products will be offered to customers of both AMD and Fujitsu.

### **Continuity of Specifications**

There is no change to this datasheet as a result of offering the device as a Spansion product. Any changes that have been made are the result of normal datasheet improvement and are noted in the document revision summary, where supported. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

### **Continuity of Ordering Part Numbers**

AMD and Fujitsu continue to support existing part numbers beginning with "Am" and "MBM". To order these products, please use only the Ordering Part Numbers listed in this document.

### For More Information

Please contact your local AMD or Fujitsu sales office for additional information about Spansion memory solutions.

Publication Number 25870 Revision A Amendment 0 Issue Date February I3, 2002





# Am41DL3208G

## Stacked Multi-Chip Package (MCP) Flash Memory and SRAM

32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 8 Mbit (1 M x 8-Bit/512 K x 16-Bit) Static RAM

## **DISTINCTIVE CHARACTERISTICS**

#### **MCP Features**

- Power supply voltage of 2.7 to 3.3 volt
- High performance
   Access time as fast as 70 ns
- Package
  - 73-Ball FBGA
- Operating Temperature
  - -40°C to +85°C

## **Flash Memory Features**

#### ARCHITECTURAL ADVANTAGES

- Simultaneous Read/Write operations
  - Data can be continuously read from one bank while executing erase/program functions in other bank
     Zero latency between read and write operations
- Flexible Bank<sup>TM</sup> architecture
  - Read may occur in any of the three banks not being written or erased.
  - Four banks may be grouped by customer to achieve desired bank divisions.
- Secured Silicon (SecSi) Sector: Extra 256 Byte sector
  - Factory locked and identifiable: 16 bytes available for secure, random factory Electronic Serial Number; verifiable as factory locked through autoselect function.
  - Customer lockable: Sector is one-time programmable. Once locked, data cannot be changed
- Zero Power Operation
  - Sophisticated power management circuits reduce power consumed during inactive periods to nearly zero
- Top or bottom boot block
- Manufactured on 0.17 μm process technology
- Compatible with JEDEC standards
  - Pinout and software compatible with single-power-supply flash standard

#### PERFORMANCE CHARACTERISTICS

- High performance
  - Access time as fast as 70 ns
  - Program time: 4 µs/word typical utilizing Accelerate function
- Ultra low power consumption (typical values)
  - 2 mA active read current at 1 MHz

- 10 mA active read current at 5 MHz
- 200 nA in standby or automatic sleep mode
- Minimum 1 million write cycles guaranteed per sector
- 20 Year data retention at 125°C
  - Reliable operation for the life of the system

#### SOFTWARE FEATURES

- Data Management Software (DMS)
  - AMD-supplied software manages data programming and erasing, enabling EEPROM emulation
     Eases sector erase limitations
- Supports Common Flash Memory Interface (CFI)
- Unlock Bypass Program command
  - Reduces overall programming time when issuing multiple program command sequences

#### HARDWARE FEATURES

- Any combination of sectors can be erased
- Ready/Busy# output (RY/BY#)
  - Hardware method for detecting program or erase cycle completion
- Hardware reset pin (RESET#)
  - Hardware method of resetting the internal state machine to reading array data
- WP#/ACC input pin
  - Write protect (WP#) function allows protection of two outermost boot sectors, regardless of sector protect status
  - Acceleration (ACC) function accelerates program timing
- Sector protection
  - Hardware method of locking a sector, either in-system or using programming equipment, to prevent any program or erase operation within that sector
  - Temporary Sector Unprotect allows changing data in protected sectors in-system

### **SRAM Features**

- Power dissipation
  - Operating: 30 mA maximum
  - Standby: 15 µA maximum
- CE1s# and CE2s Chip Select
- Power down features using CE1s# and CE2s
- Data retention supply voltage: 1.5 to 3.3 volt
- Byte data control: LB#s (DQ7–DQ0), UB#s (DQ15–DQ8)



## **GENERAL DESCRIPTION**

#### Am29DL320G Features

The Am29DL320G consists of 32 megabit, 3.0 volt-only flash memory devices, organized as 2,097,152 words of 16 bits each or 4,194,304 bytes of 8 bits each. Word mode data appears on DQ15–DQ0; byte mode data appears on DQ7–DQ0. The device is designed to be programmed in-system with the standard 3.0 volt  $V_{\rm CC}$  supply, and can also be programmed in standard EPROM programmers.

The devices are available with access times of 70 and 85 ns. The device is offered in a 73-ball FBGA package. Standard control pins—chip enable (CE#f), write enable (WE#), and output enable (OE#)—control normal read and write operations, and avoid bus contention issues.

The devices requires only a **single 3.0 volt power supply** for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

# Simultaneous Read/Write Operations with Zero Latency

The Simultaneous Read/Write architecture provides **simultaneous operation** by dividing the memory space into **four banks**, two 4 Mb banks with small and large sectors, and two 12 Mb banks of large sectors. Sector addresses are fixed, system software can be used to form user-defined bank groups.

During an Erase/Program operation, any of the three non-busy banks may be read from. Note that only two banks can operate simultaneously. The device allows a host system to program or erase in one bank, then immediately and simultaneously read from the other bank, with zero latency. This releases the system from waiting for the completion of program or erase operations.

The Am29DL320G can be organized as either a top or bottom boot sector configuration.

Bank	Megabits	Sector Sizes
Bank 1	4 Mb	Eight 8 Kbyte/4 Kword, Seven 64 Kbyte/32 Kword
Bank 2	12 Mb	Twenty-four 64 Kbyte/32 Kword
Bank 2 Bank 3	12 Mb	Twenty-four 64 Kbyte/32 Kword
Bank 3 Bank 4	4 Mb	Eight 64 Kbyte/32 Kword
Dallk 4	4 1010	Eigili 04 Kbyle/32 Kwolu

### Am41DL3208G Features

The SecSi<sup>™</sup> (Secured Silicon) Sector is an 256 byte extra sector capable of being permanently locked by AMD or customers. The SecSi Indicator Bit (DQ7) is permanently set to a 1 if the part is factory locked, and set to a 0 if customer lockable. This way, customer lockable parts can never be used to replace a factory locked part. Note that

some previous AMD 32 Mbit Am29DL32x devices had a larger SecSi Sector. Factory locked parts provide several options. The SecSi Sector may store a secure, random 16 byte ESN (Electronic Serial Number), customer code (programmed through AMD's ExpressFlash service), or both.

DMS (Data Management Software) allows systems to easily take advantage of the advanced architecture of the simultaneous read/write product line by allowing removal of EEPROM devices. DMS will also allow the system software to be simplified, as it will perform all functions necessary to modify data in file structures, as opposed to single-byte modifications. To write or update a particular piece of data (a phone number or configuration data, for example), the user only needs to state which piece of data is to be updated, and where the updated data is located in the system. This is an advantage compared to systems where user-written software must keep track of the old data location, status, logical to physical translation of the data onto the Flash memory device (or memory devices), and more. Using DMS, user-written software does not need to interface with the Flash memory directly. Instead, the user's software accesses the Flash memory by calling one of only six functions. AMD provides this software to simplify system design and software integration efforts.

The device offers complete compatibility with the **JEDEC single-power-supply Flash command set standard**. Commands are written to the command register using standard microprocessor write timings. Reading data out of the device is similar to reading from other Flash or EPROM devices.

The host system can detect whether a program or erase operation is complete by using the device **status bits:** RY/BY# pin, DQ7 (Data# Polling) and DQ6/DQ2 (toggle bits). After a program or erase cycle has been completed, the device automatically returns to reading array data.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

Hardware data protection measures include a low  $V_{CC}$  detector that automatically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved in-system or via programming equipment.

The device offers two power-saving features. When addresses have been stable for a specified amount of time, the device enters the **automatic sleep mode**. The system can also place the device into the **standby mode**. Power consumption is greatly reduced in both modes.

## TABLE OF CONTENTS

Product Selector Guide5
MCP Block Diagram 5
Flash Memory Block Diagram
Connection Diagram7
Special Handling Instructions for FBGA Package7
Pin Description
Logic Symbol8
Ordering Information9
Device Bus Operations10
Table 1. Device Bus Operations—Flash Word Mode, CIOf = $V_{H}$ ;
SRAM Word Mode, ClOs = V <sub>CC</sub>
Table 2. Device Bus Operations—Flash Word Mode, CIOf = $V_{H}$ ;
SRAM Byte Mode, CIOs = V <sub>SS</sub> 12
Table 3. Device Bus Operations—Flash Byte Mode, CIOf = $V_{SS}$ ;
SRAM Word Mode, CIOs = $V_{CC}$ 13
Table 4. Device Bus Operations—Flash Byte Mode, CIOf = $V_{IL}$ ; SRAM
Byte Mode, CIOs = V <sub>SS</sub>
Word/Byte Configuration
Requirements for Reading Array Data
Writing Commands/Command Sequences
Accelerated Program Operation15
Autoselect Functions
Simultaneous Read/Write Operations with Zero Latency 15
Standby Mode
Automatic Sleep Mode
RESET#: Hardware Reset Pin16
Output Disable Mode
Table 5. Device Bank Division       16         Table 6. Table 7. Table 7
Table 6. Top Boot Sector Addresses
Table 8. Bottom Boot Sector Addresses
Bottom Boot SecSi™ Sector Addresses
Autoselect Mode
Sector/Sector Block Protection and Unprotection
Table 10. Top Boot Sector/Sector Block Addresses
for Protection/Unprotection
Write Protect (WP#)21
Temporary Sector/Sector Block Unprotect
Figure 1. Temporary Sector Unprotect Operation
Figure 2. In-System Sector/Sector Block Protect and Unprotect Algo-
rithms
SecSi (Secured Silicon) Sector Flash Memory Region24
Factory Locked: SecSi Sector Programmed and Protected At
the Factory24
Customer Lockable: SecSi Sector NOT Programmed or Pro-
tected At the Factory24
Hardware Data Protection24
Low V <sub>CC</sub> Write Inhibit24
Write Pulse "Glitch" Protection
Logical Inhibit24
Power-Up Write Inhibit25
Common Flash Memory Interface (CFI)25
Table 11. CFI Query Identification String 25
System Interface String 26
Table 13. Device Geometry Definition   26
Table 14. Primary Vendor-Specific Extended Query
Command Definitions
Reading Array Data28

Reset Command	
Autoselect Command Sequence	
Enter SecSi Sector/Exit SecSi Sector Command Sequence	
Byte/Word Program Command Sequence	
Unlock Bypass Command Sequence	
Figure 3. Program Operation	
Chip Erase Command Sequence	30
Sector Erase Command Sequence	30
Erase Suspend/Erase Resume Commands	31
Figure 4. Erase Operation	
Table 15. Command Definitions (Flash Word Mode)	32
Table 16. Command Definitions (Flash Byte Mode)	
Write Operation Status	34
DQ7: Data# Polling	34
Figure 5. Data# Polling Algorithm	
RY/BY#: Ready/Busy#	
DQ6: Toggle Bit I	
Figure 6. Toggle Bit Algorithm	
DQ2: Toggle Bit II	
Reading Toggle Bits DQ6/DQ2	
DQ5: Exceeded Timing Limits	
DQ3: Sector Erase Timer	
Table 17. Write Operation Status	
Absolute Maximum Ratings	
Operating Ranges	
Industrial (I) Devices	
V <sub>CC</sub> f/V <sub>CC</sub> s Supply Voltage	
DC Characteristics	
CMOS Compatible	
SRAM DC and Operating Characteristics	40
SRAM DC and Operating Characteristics Zero-Power Flash	<b>40</b> 41
SRAM DC and Operating Characteristics Zero-Power Flash Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S	<b>40</b> 41 Sleep
SRAM DC and Operating Characteristics Zero-Power Flash Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents)	<b>40</b> 41 Sleep 41
SRAM DC and Operating Characteristics Zero-Power Flash Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents) Figure 10. Typical I <sub>CC1</sub> vs. Frequency	<b>40</b> 41 Sleep 41 41
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents)         Figure 10. Typical I <sub>CC1</sub> vs. Frequency         Test Conditions	40 41 Sleep 41 41 41
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S         Currents)         Figure 10. Typical I <sub>CC1</sub> vs. Frequency         Test Conditions         Figure 11. Test Setup	<b>40</b> 41 Sleep 41 41 <b>42</b> 42
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents)         Figure 10. Typical I <sub>CC1</sub> vs. Frequency         Test Conditions         Figure 11. Test Setup         Table 18. Test Specifications	<b>40</b> 41 Sleep 41 41 <b>42</b> 42 42
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S         Currents)         Figure 10. Typical I <sub>CC1</sub> vs. Frequency         Test Conditions         Figure 11. Test Setup         Table 18. Test Specifications         Key To Switching Waveforms	40 41 Sleep 41 41 42 42 42 42 42
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S         Currents)         Figure 10. Typical I <sub>CC1</sub> vs. Frequency         Test Conditions         Figure 11. Test Setup         Table 18. Test Specifications         Key To Switching Waveforms         Figure 12. Input Waveforms and Measurement Levels	40 41 Sleep 41 41 42 42 42 42 42 42
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S         Currents)         Figure 10. Typical I <sub>CC1</sub> vs. Frequency.         Test Conditions         Figure 11. Test Setup.         Table 18. Test Specifications         Key To Switching Waveforms         Figure 12. Input Waveforms and Measurement Levels         AC Characteristics	40 41 bleep 41 41 42 42 42 42 42 42 42
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents)         Figure 10. Typical I <sub>CC1</sub> vs. Frequency         Test Conditions         Figure 11. Test Setup         Table 18. Test Specifications         Key To Switching Waveforms         Figure 12. Input Waveforms and Measurement Levels         AC Characteristics         SRAM CE#s Timing	40 41 sileep 41 42 42 42 42 42 42 43
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents)         Figure 10. Typical I <sub>CC1</sub> vs. Frequency         Test Conditions         Figure 11. Test Setup         Table 18. Test Specifications         Key To Switching Waveforms         Figure 12. Input Waveforms and Measurement Levels         SRAM CE#s Timing         Figure 13. Timing Diagram for Alternating Between SRAM to Flag	40 41 sileep 41 42 42 42 42 42 42 43
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents)         Figure 10. Typical I <sub>CC1</sub> vs. Frequency         Test Conditions         Figure 11. Test Setup         Table 18. Test Specifications         Key To Switching Waveforms         Figure 12. Input Waveforms and Measurement Levels         SRAM CE#s Timing         Figure 13. Timing Diagram for Alternating Between SRAM to Flag	40 41 ileep 41 42 42 42 42 42 42 42 43 43 43
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents)         Figure 10. Typical I <sub>CC1</sub> vs. Frequency         Test Conditions         Table 18. Test Setup         Table 18. Test Specifications         Key To Switching Waveforms         Figure 12. Input Waveforms and Measurement Levels         SRAM CE#s Timing         Figure 13. Timing Diagram for Alternating Between SRAM to Fla         43         Flash Read-Only Operations	40 41 ileep 41 42 42 42 42 43 43 ish
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents)         Figure 10. Typical I <sub>CC1</sub> vs. Frequency         Test Conditions         Figure 11. Test Setup         Table 18. Test Specifications         Key To Switching Waveforms         Figure 12. Input Waveforms and Measurement Levels         SRAM CE#s Timing         Figure 13. Timing Diagram for Alternating Between SRAM to Fla         43         Flash Read-Only Operations         Figure 14. Read Operation Timings	40 41 bleep 41 42 42 42 42 42 42 43 43 44 44
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents)         Figure 10. Typical I <sub>CC1</sub> vs. Frequency         Test Conditions         Figure 11. Test Setup.         Table 18. Test Specifications         Key To Switching Waveforms         Figure 12. Input Waveforms and Measurement Levels         SRAM CE#s Timing         Figure 13. Timing Diagram for Alternating Between SRAM to Flat         43         Flash Read-Only Operations         Figure 14. Read Operation Timings         Hardware Reset (RESET#)	40 41 Sleep 41 41 42 42 42 42 43 43 44 44 44 45
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents)         Figure 10. Typical I <sub>CC1</sub> vs. Frequency         Test Conditions         Table 18. Test Setup         Table 18. Test Specifications         Key To Switching Waveforms         Figure 12. Input Waveforms and Measurement Levels         SRAM CE#s Timing         Figure 13. Timing Diagram for Alternating Between SRAM to Fla         43         Flash Read-Only Operations         Figure 14. Read Operation Timings         Hardware Reset (RESET#)         Figure 15. Reset Timings	40 41 Sleep 41 41 42 42 42 42 43 43 44 44 45 45
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents).         Figure 10. Typical I <sub>CC1</sub> vs. Frequency.         Test Conditions         Figure 11. Test Setup.         Table 18. Test Specifications         Key To Switching Waveforms         Figure 12. Input Waveforms and Measurement Levels         SRAM CE#s Timing         Figure 13. Timing Diagram for Alternating Between SRAM to Flat         43         Flash Read-Only Operations         Figure 14. Read Operation Timings         Hardware Reset (RESET#)         Figure 15. Reset Timings         Flash Word/Byte Configuration (CIOf)	40 41 Sleep 41 41 42 42 42 42 43 ash 44 44 45 45 46
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents).         Figure 10. Typical I <sub>CC1</sub> vs. Frequency.         Test Conditions         Figure 11. Test Setup.         Table 18. Test Specifications         Key To Switching Waveforms         Figure 12. Input Waveforms and Measurement Levels         AC Characteristics         SRAM CE#s Timing         Figure 13. Timing Diagram for Alternating Between SRAM to Flat         43         Flash Read-Only Operations         Figure 14. Read Operation Timings         Hardware Reset (RESET#)         Figure 15. Reset Timings         Flash Word/Byte Configuration (CIOf)         Figure 16. CIOf Timings for Read Operations	40 41 ileep 41 42 42 42 42 42 42 43 43 43 44 44 45 45 46 46 46
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents).         Figure 10. Typical I <sub>CC1</sub> vs. Frequency.         Test Conditions         Figure 11. Test Setup.         Table 18. Test Specifications         Key To Switching Waveforms         Figure 12. Input Waveforms and Measurement Levels         AC Characteristics         SRAM CE#s Timing         Figure 13. Timing Diagram for Alternating Between SRAM to Flat         43         Flash Read-Only Operations         Figure 14. Read Operation Timings         Hardware Reset (RESET#)         Figure 15. Reset Timings         Flash Word/Byte Configuration (CIOf)         Figure 16. CIOf Timings for Read Operations         Figure 17. CIOf Timings for Write Operations	40 41 ileep 41 42 42 42 42 43 42 43 43 43 44 44 45 44 45 46 46 46
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents).         Figure 10. Typical I <sub>CC1</sub> vs. Frequency.         Test Conditions         Figure 11. Test Setup.         Table 18. Test Specifications         Key To Switching Waveforms         Figure 12. Input Waveforms and Measurement Levels         AC Characteristics         SRAM CE#s Timing         Figure 13. Timing Diagram for Alternating Between SRAM to Flat         43         Flash Read-Only Operations         Figure 15. Reset Timings.         Hardware Reset (RESET#)         Figure 16. CIOf Timings for Read Operations.         Figure 17. CIOf Timings for Write Operations.         Figure 17. CIOf Timings for Write Operations.	40 41 bleep 41 42 42 42 42 42 43 ash 44 44 45 45 46 46 47
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents).         Figure 10. Typical I <sub>CC1</sub> vs. Frequency.         Test Conditions         Figure 11. Test Setup.         Table 18. Test Specifications         Key To Switching Waveforms         Figure 12. Input Waveforms and Measurement Levels         AC Characteristics         SRAM CE#s Timing         Figure 13. Timing Diagram for Alternating Between SRAM to Flat         43         Flash Read-Only Operations         Figure 15. Reset Timings         Hardware Reset (RESET#)         Figure 16. CIOf Timings for Read Operations         Figure 17. CIOf Timings for Write Operations         Figure 17. CIOf Timings for Write Operations         Figure 18. Program Operation Timings	40 41 bleep 41 42 42 42 42 42 42 42 43 43 43 43 44 44 45 44 45 46 46 46 41 42 43 43 43 43 43 44 44 44 44 44 44 44 44 44 44 44 44 44 42 44 44 44 42 42 43 43 44
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents).         Figure 10. Typical I <sub>CC1</sub> vs. Frequency.         Test Conditions         Figure 11. Test Setup.         Table 18. Test Specifications         Key To Switching Waveforms         Figure 12. Input Waveforms and Measurement Levels         AC Characteristics         SRAM CE#s Timing         Figure 13. Timing Diagram for Alternating Between SRAM to Flat         43         Flash Read-Only Operations         Figure 15. Reset Timings         Hardware Reset (RESET#)         Figure 16. CIOf Timings for Read Operations         Figure 17. CIOf Timings for Write Operations         Figure 18. Program Operations         Figure 18. Program Operation Timings         Flash Erase and Program Operations         Figure 18. Program Operation Timings         Flash Erase and Program Operations         Figure 18. Program Operation Timings         Flash Erase and Program Operations         Figure 19. Accelerated Program Timing Diagram	40 41 bleep 41 42 42 42 42 42 42 42 43 ash 44 44 45 45 46 46 46 47 48 48
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents).         Figure 10. Typical I <sub>CC1</sub> vs. Frequency.         Test Conditions         Figure 11. Test Setup.         Table 18. Test Specifications         Key To Switching Waveforms         Figure 12. Input Waveforms and Measurement Levels         AC Characteristics         SRAM CE#s Timing         Figure 13. Timing Diagram for Alternating Between SRAM to Flat         43         Flash Read-Only Operations         Figure 15. Reset Timings         Hardware Reset (RESET#)         Figure 16. CIOf Timings for Read Operations         Figure 17. CIOf Timings for Write Operations         Figure 18. Program Operation         Figure 18. Program Operation         Figure 18. Program Operation         Figure 18. Program Operation         Figure 19. Accelerated Program Timing Diagram         Figure 19. Accelerated Program Timing Diagram         Figure 19. Accelerated Program Timing Diagram	40 41 bleep 41 42 42 42 42 42 42 42 43 ash 44 44 45 45 46 46 46 47 48 48 41 42 43 43 43 43 43 43 43 43 43 43 44 44 44 44 44 44 42 42 44 44 42 43 43 43 444 444 444 444 444 444 444 444
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents).         Figure 10. Typical I <sub>CC1</sub> vs. Frequency.         Test Conditions         Figure 11. Test Setup.         Table 18. Test Specifications         Key To Switching Waveforms         Figure 12. Input Waveforms and Measurement Levels         AC Characteristics         SRAM CE#s Timing         Figure 13. Timing Diagram for Alternating Between SRAM to Flatas         43         Flash Read-Only Operations         Figure 15. Reset Timings.         Flash Word/Byte Configuration (CIOf)         Figure 16. CIOf Timings for Read Operations.         Figure 17. CIOf Timings for Write Operations.         Figure 18. Program Operation Timings.         Flash Erase and Program Operations         Figure 18. Program Operation Timings         Figure 19. Accelerated Program Timing Diagram.         Figure 20. Chip/Sector Erase Operation Timings         Figure 21. Back-to-back Read/Write Cycle Timings	40 41 bleep 41 42 42 42 42 42 42 42 43 ash 44 44 45 46 46 46 46 47 48 48 45 45 46 45 45 45 45 41 42 43 43 43 43 43 43 43 43 43 43 44 44 44 44 44 44 42 42 43 43 43 43 44 45 44 44 45 44 44 44 45 44 45 44 45 44 45 
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents).         Figure 10. Typical I <sub>CC1</sub> vs. Frequency.         Test Conditions         Figure 11. Test Setup.         Table 18. Test Specifications         Key To Switching Waveforms         Figure 12. Input Waveforms and Measurement Levels         AC Characteristics         SRAM CE#s Timing         Figure 13. Timing Diagram for Alternating Between SRAM to Flatas         43         Flash Read-Only Operations         Figure 15. Reset Timings.         Flash Word/Byte Configuration (CIOf)         Figure 16. CIOf Timings for Read Operations.         Figure 17. CIOf Timings for Write Operations.         Figure 18. Program Operation Timings.         Flash Erase and Program Operations         Figure 18. Program Operation Timings         Figure 19. Accelerated Program Timing Diagram.         Figure 20. Chip/Sector Erase Operation Timings         Figure 21. Back-to-back Read/Write Cycle Timings         Figure 22. Data# Polling Timings (During Embedded Algorithms)	40 41 bleep 41 42 42 42 42 42 42 42 43 ash 44 44 45 46 46 46 46 47 48 48 45 46 45 45 45 45 45 41 42 43 43 43 43 44 44 44 44 44 42 42 42 43 43 43 43 44 44 44 44 44 44 44 44 44 44 44 44 44 45 
SRAM DC and Operating Characteristics         Zero-Power Flash         Figure 9. I <sub>CC1</sub> Current vs. Time (Showing Active and Automatic S Currents).         Figure 10. Typical I <sub>CC1</sub> vs. Frequency.         Test Conditions         Figure 11. Test Setup.         Table 18. Test Specifications         Key To Switching Waveforms         Figure 12. Input Waveforms and Measurement Levels         AC Characteristics         SRAM CE#s Timing         Figure 13. Timing Diagram for Alternating Between SRAM to Flatas         43         Flash Read-Only Operations         Figure 15. Reset Timings.         Flash Word/Byte Configuration (CIOf)         Figure 16. CIOf Timings for Read Operations.         Figure 17. CIOf Timings for Write Operations.         Figure 18. Program Operation Timings.         Flash Erase and Program Operations         Figure 18. Program Operation Timings         Figure 19. Accelerated Program Timing Diagram.         Figure 20. Chip/Sector Erase Operation Timings         Figure 21. Back-to-back Read/Write Cycle Timings	40 41 bleep 41 42 42 42 42 42 42 43 ash 44 43 ash 44 45 46 46 46 46 47 48 48 45 46 45 45 45 41 42 43 43 43 43 43 43 43 43 43 43 44 44 44 44 44 44 42 42 43 43 43 43 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 44 45

## 

#### PRELIMINARY


Temporary Sector/Sector Block Unprotect
Figure 25. Temporary Sector/Sector Block Unprotect
Timing Diagram 52
Figure 26. Sector/Sector Block Protect and Unprotect
Timing Diagram53
Alternate CE#f Controlled Erase and Program Operations 54
Figure 27. Flash Alternate CE#f Controlled Write (Erase/Program) Op-
eration Timings 55
SRAM Read Cycle 56
Figure 28. SRAM Read Cycle—Address Controlled 56
Figure 29. SRAM Read Cycle 57
SRAM Write Cycle58
Figure 30. SRAM Write Cycle—WE# Control 58
Figure 31. SRAM Write Cycle—CE1#s Control 59

Figure 32. SRAM Write Cycle—UB#s and LB#s Control 60	)
Flash Erase And Programming Performance61	I
Flash Latchup Characteristics 61	
Package Pin Capacitance 61	
Flash Data Retention 61	
SRAM Data Retention	)
Figure 33. CE1#s Controlled Data Retention Mode 62	)
Figure 34. CE2s Controlled Data Retention Mode 62	)
Physical Dimensions	3
FLB073—73-Ball Fine-Pitch Grid Array 8 x 11.6 mm63	3
Revision Summary 64	ļ
Revision A (January 3, 2002)64	ļ


## **PRODUCT SELECTOR GUIDE**

Part Numb	er	Am41DL3208G							
Speed Options	Standard Voltage Range:	Flash	Memory	SRAM					
	V <sub>CC</sub> = 2.7–3.3 V	70	85	70	85				
Max Access	Time (ns)	70	85	70	85				
CE# Access (ns)		70	85	70	85				
OE# Access (ns)		30	40	35	45				

## MCP BLOCK DIAGRAM




## FLASH MEMORY BLOCK DIAGRAM



#### **CONNECTION DIAGRAM**





# Special Handling Instructions for FBGA Package


Special handling is required for Flash Memory products in FBGA packages. Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.

## 

**PIN DESCRIPTION** 


	••	
A18–A0	=	19 Address Inputs (Common)
A-1, A20–A19	=	3 Address Inputs (Flash)
SA	=	Highest Order Address Pin (SRAM) Byte mode
DQ15-DQ0	=	16 Data Inputs/Outputs (Common)
CE#f	=	Chip Enable (Flash)
CE#s	=	Chip Enable (SRAM)
OE#	=	Output Enable (Common)
WE#	=	Write Enable (Common)
RY/BY#	=	Ready/Busy Output
UB#s	=	Upper Byte Control (SRAM)
LB#s	=	Lower Byte Control (SRAM)
CIOf	=	I/O Configuration (Flash) CIOf = $V_{IH}$ = Word mode (x16), CIOf = $V_{IL}$ = Byte mode (x8)
CIOs	=	I/O Configuration (SRAM) CIOs = $V_{IH}$ = Word mode (x16), CIOs = $V_{IL}$ = Byte mode (x8)
RESET#	=	Hardware Reset Pin, Active Low
WP#/ACC	=	Hardware Write Protect/ Acceleration Pin (Flash)
V <sub>CC</sub> f	=	Flash 3.0 volt-only single power sup- ply (see Product Selector Guide for speed options and voltage supply tolerances)
V <sub>CC</sub> s	=	SRAM Power Supply
V <sub>SS</sub>	=	Device Ground (Common)
NC	=	Pin Not Connected Internally

## LOGIC SYMBOL



### **ORDERING INFORMATION**

The order number (Valid Combination) is formed by the following:



Stacked Multi-Chip Package (MCP) Flash Memory and SRAM Am29DL320G 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 8 Mbit (1 M x 8-Bit/512 K x 16-Bit) Static RAM

Valid Combinations									
Order Number	Package Marking								
Am41DL3208GT70I Am41DL3208GB70I	т	M41000003D M41000003E							
Am41DL3208GT85I Am41DL3208GB85I	1	M41000003F M41000003G							

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations

## **DEVICE BUS OPERATIONS**

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Tables 1 through 3 list the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.

Operation (Notes 1, 2)	CE#f	CE1#s	CE2s	OE#	WE#	SA	Addr.	LB#s	UB#s	RESET#	WP#/ACC (Note 4)	DQ7– DQ0	DQ15- DQ8
Read from Flash	L	H X	X L	L	н	х	A <sub>IN</sub>	х	х	н	L/H	D <sub>OUT</sub>	D <sub>OUT</sub>
Write to Flash	L	Н	X	Н	L	х	•	x	x	н	(Nata 4)		
while to Flash		Х	L	п	L	^	A <sub>IN</sub>	^	^	п	(Note 4)	D <sub>IN</sub>	D <sub>IN</sub>
Standby	V <sub>CC</sub> ± 0.3 V	Н	X	х	x	х	х	х	х	V <sub>CC</sub> ± 0.3 V	Н	High-Z	High-Z
	0.3 V	Х	L							0.3 V			
Output Disable	L	L	н	Н	H	X	X	L	X	н	L/H	High-Z	High-Z
				Н	Н	Х	Х	Х	L				
Flash Hardware Reset	х	х Н	X	х	х	х	х	Х	х	L	L/H	High-Z	High-Z
nesei	-	X	L										
Sector Protect (Note 5)	L	н х	X L	Н	L	х	SADD, A6 = L, A1 = H, A0 = L	х	х	V <sub>ID</sub>	L/H	D <sub>IN</sub>	х
		н	Х				SADD,						
Sector Unprotect (Note 5)	L	x	L	Н	L	х	A6 = H, A1 = H, A0 = L	х	х	V <sub>ID</sub>	(Note 6)	D <sub>IN</sub>	х
Temporary Sector	х	Н	Х	х	х	х	х	х	х	V	(Noto 6)	D	Lliah 7
Unprotect	^	Х	L	^	^	^	^	^	^ _ ^	V <sub>ID</sub>	(Note 6)	D <sub>IN</sub>	High-Z
								L	L			D <sub>OUT</sub>	D <sub>OUT</sub>
Read from SRAM	н	L	н	L	н	х	A <sub>IN</sub>	Н	L	н	х	High-Z	D <sub>OUT</sub>
								L	н			D <sub>OUT</sub>	High-Z
								L	L			D <sub>IN</sub>	D <sub>IN</sub>
Write to SRAM	н	L	н	х	L	х	A <sub>IN</sub>	Н	L	н	х	High-Z	D <sub>IN</sub>
								L	Н			D <sub>IN</sub>	High-Z

Table 1. Device Bus Operations—Flash Word Mode, CIOf = V<sub>IH</sub>; SRAM Word Mode, CIOs = V<sub>CC</sub>

**Legend:**  $L = Logic Low = V_{IL}$ ,  $H = Logic High = V_{IH}$ ,  $V_{ID} = 11.5-12.5 V$ ,  $V_{HH} = 9.0 \pm 0.5 V$ , X = Don't Care, SA = SRAM Address Input, Byte Mode, SADD = Flash Sector Address,  $A_{IN} = Address In$ ,  $D_{IN} = Data In$ ,  $D_{OUT} = Data Out$ 

#### Notes:

- 1. Other operations except for those indicated in this column are inhibited.
- 2. Do not apply  $CE\#f = V_{IL}$ ,  $CE1\#s = V_{IL}$  and  $CE2s = V_{IH}$  at the same time.
- 3. Don't care or open LB#s or UB#s.
- If WP#/ACC = V<sub>IL</sub>, the boot sectors will be protected. If WP#/ACC = V<sub>IH</sub> the boot sectors protection will be removed. If WP#/ACC = V<sub>ACC</sub> (9V), the program time will be reduced by 40%.
- 5. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the "Sector/Sector Block Protection and Unprotection" section.
- 6. If WP#/ACC = V<sub>IL</sub>, the two outermost boot sectors remain protected. If WP#/ACC = V<sub>IH</sub>, the two outermost boot sector protection depends on whether they were last protected or unprotected using the method described in "Sector/Sector Block Protection and Unprotection". If WP#/ACC = V<sub>IH</sub>, all sectors will be unprotected.

Operation (Notes 1, 2)	CE#f	CE1#s	CE2s	OE#	WE#	SA	Addr.	LB#s (Note 3)	UB#s (Note 3)	RESET#	WP#/ACC (Note 4)	DQ7– DQ0	DQ15- DQ8
Read from Flash	L	Н	Х	L	н	х	^	х	х	Н	L/H	П	
neau IIUIII Flash		Х	L	Ŀ	п	^	A <sub>IN</sub>	^	^	п	ЦП	D <sub>OUT</sub>	D <sub>OUT</sub>
Write to Flash	L	Н	Х	н	L	х	٨	х	х	н	(Note 3)	n	
While to Flash		Х	L	п	L	^	A <sub>IN</sub>	^	^	п	(Note 3)	D <sub>IN</sub>	D <sub>IN</sub>
Stondby	V <sub>cc</sub> ±	Н	Х	v	х	х	х	х	х	V <sub>CC</sub> ±	н	Lliah 7	Llich 7
Standby	0.3 V	Х	L	Х	^	~	X	^	~	0.3 V	п	High-Z	High-Z
Output Disable	L	L	н	н	Н	SA	Х	DNU	DNU	Н	L/H	High-Z	High-Z
Flash Hardware	x	Н	Х		x	x	х	х	х		L/H	Llich 7	High-Z
Reset	^	Х	L	Х			^	^	^	L	L/N	High-Z	nigri-z
_	L	Н	Х				SADD,						
Sector Protect (Note 5)		х	L	н	L	- X	A6 = L, A1 = H, A0 = L	х	Х	V <sub>ID</sub>	L/H	D <sub>IN</sub>	х
_		Н	Х				SADD,						
Sector Unprotect (Note 5)	L	х	L	н	L	х	A6 = H, A1 = H, A0 = L	х	x x	V <sub>ID</sub>	(Note 6)	D <sub>IN</sub>	х
Temporary Sector	x	Н	Х	х	х	х	٨	х	х	V	(Note 6)	n	High 7
Unprotect	^	Х	L	^	^	^	A <sub>IN</sub>	^	^	$V_{ID}$		D <sub>IN</sub>	High-Z
Read from SRAM	н	L	Н	L	Н	SA	A <sub>IN</sub>	Х	Х	Н	Х	D <sub>OUT</sub>	High-Z
Write to SRAM	Н	L	Н	Х	L	SA	A <sub>IN</sub>	Х	Х	Н	Х	D <sub>IN</sub>	High-Z

Table 2.	Device Bus Operations-	-Flash Word Mode	, CIOf = V <sub>IH</sub> ; SRAM	Byte Mode, CIOs = $V_{SS}$

**Legend:**  $L = Logic Low = V_{IL}$ ,  $H = Logic High = V_{IH}$ ,  $V_{ID} = 11.5-12.5 V$ ,  $V_{HH} = 9.0 \pm 0.5 V$ , X = Don't Care, SA = SRAM Address Input, Byte Mode, SADD = Flash Sector Address,  $A_{IN} = Address In$ ,  $D_{IN} = Data In$ ,  $D_{OUT} = Data Out$ , DNU = Do Not Use**Notes:** 

1. Other operations except for those indicated in this column are inhibited.

- 2. Do not apply  $CE\#f = V_{IL}$ ,  $CE1\#s = V_{IL}$  and  $CE2s = V_{IH}$  at the same time.
- 3. Don't care or open LB#s or UB#s.
- If WP#/ACC = V<sub>IL</sub>, the boot sectors will be protected. If WP#/ACC = V<sub>IH</sub> the boot sectors protection will be removed. If WP#/ACC = V<sub>ACC</sub> (9V), the program time will be reduced by 40%.
- 5. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the "Sector/Sector Block Protection and Unprotection" section.
- 6. If WP#/ACC = V<sub>IL</sub>, the two outermost boot sectors remain protected. If WP#/ACC = V<sub>IH</sub>, the two outermost boot sector protection depends on whether they were last protected or unprotected using the method described in "Sector/Sector Block Protection and Unprotection". If WP#/ACC = V<sub>HH</sub>, all sectors will be unprotected.

	Table 3. Device Bus Operations—Flash Byte Mode, CIOf = $V_{SS}$ ; SRAM Word Mode, CIOs = $V_{CC}$												
Operation (Notes 1, 2)	CE#f	CE1#s	CE2s	OE#	WE#	SA	Addr.	LB#s (Note 3)	UB#s (Note 3)	RESET#	WP#/ACC (Note 4)	DQ7– DQ0	DQ15- DQ8
Read from Flash	L	Н	Х	L	н	х	Δ	х	х	н	L/H	D <sub>OUT</sub>	High-Z
neau nom riasn	L	Х	L			^	A <sub>IN</sub>	^	^				
Write to Flash	L	Н	Х	н	L	х	A <sub>IN</sub>	х	x	Н	(Note 3)	D <sub>IN</sub>	Lline 7
White to Flash	L	Х	L	11	L	~		^	^		(10018-3)	D <sub>IN</sub>	High-Z
Standby	$V_{CC} \pm$	Н	Х	х	х	х	х	х	х	$V_{CC} \pm$	Н	High-Z	High-Z
Stanuby	0.3 V	Х	L	^	^	^	^	^	^	0.3 V		Tilgi1-2	Tilgi1-2
Output Disable	L	L	н	н	н	х	х	L	х	н	L/H	High-Z	High-Z
	L	L		11		~	^	Х	L	11	L/11	Tilgi1-2	Tilgh-z
Flash Hardware	х	Н	Х	~	x x	х	х	х	x	L	L/H	High-Z	High-Z
Reset	^	Х	L	^		^		^				Tilgi1-2	Tilgh-z
		Н	Х				SADD,						
Sector Protect (Note 5)	L	х	L	HL	L	Х	A6 = L, A1 = H, A0 = L	х	Х	V <sub>ID</sub>	L/H	D <sub>IN</sub>	Х
Sector		Н	Х				SADD,						
Unprotect (Note 5)	L	х	L	н	L	Х	A6 = L, A1 = H, A0 = L	х	х	$V_{ID}$	(Note 6)	D <sub>IN</sub>	х
Temporary		Н	х										
Sector Unprotect	Х	х	L	Х	х	Х	A <sub>IN</sub>	Х	x x	V <sub>ID</sub>	(Note 6)	D <sub>IN</sub>	High-Z
								L	L			D <sub>OUT</sub>	D <sub>OUT</sub>
Read from SRAM	Н	L	н	L	н	х	A <sub>IN</sub>	Н	L	н	х	High-Z	D <sub>OUT</sub>
								L	Н			D <sub>OUT</sub>	High-Z
								L	L			D <sub>IN</sub>	D <sub>IN</sub>
Write to SRAM	н	L	н	х	L	х	A <sub>IN</sub>	Н	L	н	х	High-Z	D <sub>IN</sub>
								L	Н			D <sub>IN</sub>	High-Z

Table 3. Device Bus Operations—Flash Byte Mode, CIOf = V<sub>SS</sub>; SRAM Word Mode, CIOs = V<sub>CC</sub>

**Legend:**  $L = Logic Low = V_{IL}$ ,  $H = Logic High = V_{IH}$ ,  $V_{ID} = 11.5-12.5 V$ ,  $V_{HH} = 9.0 \pm 0.5 V$ , X = Don't Care, SA = SRAM Address Input, Byte Mode, SADD = Flash Sector Address,  $A_{IN} = Address In$  (for Flash Byte Mode, DQ15 = A-1),  $D_{IN} = Data In$ ,  $D_{OUT} = Data Out$ 

#### Notes:

- 1. Other operations except for those indicated in this column are inhibited.
- 2. Do not apply  $CE\#f = V_{IL}$ ,  $CE1\#s = V_{IL}$  and  $CE2s = V_{IH}$  at the same time.
- 3. Don't care or open LB#s or UB#s.
- If WP#/ACC = V<sub>IL</sub>, the boot sectors will be protected. If WP#/ACC = V<sub>IH</sub> the boot sectors protection will be removed. If WP#/ACC = V<sub>ACC</sub> (9V), the program time will be reduced by 40%.
- 5. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the "Sector/Sector Block Protection and Unprotection" section.
- 6. If WP#/ACC = V<sub>IL</sub>, the two outermost boot sectors remain protected. If WP#/ACC = V<sub>IH</sub>, the two outermost boot sector protection depends on whether they were last protected or unprotected using the method described in "Sector/Sector Block Protection and Unprotection". If WP#/ACC = V<sub>HH</sub>, all sectors will be unprotected.

Operation (Notes 1, 2)	CE#f	CE1#s	CE2s	OE#	WE#	SA	Addr.	LB#s (Note 3)	UB#s (Note 3)	RESET#	WP#/ACC (Note 4)	DQ7- DQ0	DQ15- DQ8
Read from Flash	L	Н	Х	L	н	х	^	х	х	н	L/H	D	High-Z
Head Hom Hash	L	Х	L	L		~	A <sub>IN</sub>	^	~		L/11	D <sub>OUT</sub>	r ligh-z
Write to Flash	L	Н	Х	н	L	х	A <sub>IN</sub>	х	х	Н	(Note 3)	D <sub>IN</sub>	High-Z
White to Flash	L	Х	L		L	~		^	~		(11018-3)	D <sub>IN</sub>	r ligh-z
Standby	$V_{CC}\pm$	Н	Х	х	х	х	х	х	х	$V_{CC} \pm$	н	High-Z	High-Z
Standby	0.3 V	Х	L	~	^	Χ	~	~	~	0.3 V		T light-z	r ligit-z
Output Disable	Н	L	Н	Н	н	SA	Х	DNU	DNU	Н	L/H	High-Z	High-Z
Flash Hardware	х	Н	Х	х	х	х	х	х	х	L	L/H	High-Z	High-Z
Reset	Χ	Х	L	~	~			X	A	_	_/	g	i ligh Z
		Н	Х				SADD,						
Sector Protect (Note 5)	L	х	L	Н	L	LX	X A6 = L, A1 = H, A0 = L	X X	Х	V <sub>ID</sub>	L/H	D <sub>IN</sub>	х
		Н	Х				SADD,						
Sector Unprotect (Note 5)	L	х	L	Н	L	Х	A6 = L, A1 = H, A0 = L	Х	Х	V <sub>ID</sub>	(Note 6)	D <sub>IN</sub>	х
Temporary	х	Н	Х	х	х	х	^	х	х	V	(Noto 6)	П	High-Z
Sector Unprotect	^	Х	L	^	^		A <sub>IN</sub>	~	^	V <sub>ID</sub>	(Note 6)	D <sub>IN</sub>	
Read from SRAM	Н	L	Н	L	Н	SA	A <sub>IN</sub>	Х	Х	Н	Х	D <sub>OUT</sub>	High-Z
Write to SRAM	Н	L	Н	Х	L	SA	A <sub>IN</sub>	Х	Х	Н	Х	D <sub>IN</sub>	High-Z

Table 4. Device Bus Operations—Flash Byte Mode, CIOf = V<sub>IL</sub>; SRAM Byte Mode, CIOs = V<sub>SS</sub>

**Legend:**  $L = Logic Low = V_{IL}$ ,  $H = Logic High = V_{IH}$ ,  $V_{ID} = 11.5-12.5 V$ ,  $V_{HH} = 9.0 \pm 0.5 V$ , X = Don't Care, SA = SRAM Address Input, Byte Mode, SADD = Flash Sector Address,  $A_{IN} = Address In$  (for Flash Byte Mode, DQ15 = A-1),  $D_{IN} = Data In$ ,  $D_{OUT} = Data Out$ , DNU = Do Not Use

#### Notes:

- 1. Other operations except for those indicated in this column are inhibited.
- 2. Do not apply  $CE\#f = V_{IL}$ ,  $CE1\#s = V_{IL}$  and  $CE2s = V_{IH}$  at the same time.
- 3. Don't care or open LB#s or UB#s.
- If WP#/ACC = V<sub>IL</sub>, the boot sectors will be protected. If WP#/ACC = V<sub>IH</sub> the boot sectors protection will be removed. If WP#/ACC = V<sub>ACC</sub> (9V), the program time will be reduced by 40%.
- 5. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the "Sector/Sector Block Protection and Unprotection".
- 6. If WP#/ACC = V<sub>IL</sub>, the two outermost boot sectors remain protected. If WP#/ACC = V<sub>IH</sub>, the two outermost boot sector protection depends on whether they were last protected or unprotected using the method described in "Sector/Sector Block Protection and Unprotection". If WP#/ACC = V<sub>HH</sub>, all sectors will be unprotected.

### Word/Byte Configuration

The CIOf pin controls whether the device data I/O pins operate in the byte or word configuration. If the CIOf pin is set at logic '1', the device is in word configuration, DQ15–DQ0 are active and controlled by CE# and OE#.

If the CIOf pin is set at logic '0', the device is in byte configuration, and only data I/O pins DQ7–DQ0 are active and controlled by CE# and OE#. The data I/O pins DQ14–DQ8 are tri-stated, and the DQ15 pin is used as an input for the LSB (A-1) address function.

#### **Requirements for Reading Array Data**

To read array data from the outputs, the system must drive the CE#f and OE# pins to  $V_{IL}$ . CE#f is the power control and selects the device. OE# is the output control and gates array data to the output pins. WE# should remain at  $V_{IH}$ . The CIOf pin determines whether the device outputs array data in words or bytes.

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. Each bank remains enabled for read access until the command register contents are altered.

See "Requirements for Reading Array Data" for more information. Refer to the AC Flash Read-Only Operations table for timing specifications and to Figure 14 for the timing diagram.  $I_{CC1}$  in the DC Characteristics table represents the active current specification for reading array data.

### Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE#f to  $V_{II}$ , and OE# to  $V_{IH}$ .

For program operations, the CIOf pin determines whether the device accepts program data in bytes or words. Refer to "Word/Byte Configuration" for more information.

The device features an **Unlock Bypass** mode to facilitate faster programming. Once a bank enters the Unlock Bypass mode, only two write cycles are required to program a word or byte, instead of four. The "Word/Byte Configuration" section has details on programming data to the device using both standard and Unlock Bypass command sequences. An erase operation can erase one sector, multiple sectors, or the entire device. Tables 6–8 indicate the address space that each sector occupies. The device address space is divided into two banks: Bank 1 contains the boot/parameter sectors, and Bank 2 contains the larger, code sectors of uniform size. A "bank address" is the address bits required to uniquely select a bank. Similarly, a "sector address" is the address bits required to uniquely select a sector.

 $I_{CC2}$  in the DC Characteristics table represents the active current specification for the write mode. The AC Characteristics section contains timing specification tables and timing diagrams for write operations.

#### **Accelerated Program Operation**

The device offers accelerated program operations through the ACC function. This is one of two functions provided by the WP#/ACC pin. This function is primarily intended to allow faster manufacturing throughput at the factory.

If the system asserts  $V_{HH}$  on this pin, the device automatically enters the aforementioned Unlock Bypass mode, temporarily unprotects any protected sectors, and uses the higher voltage on the pin to reduce the time required for program operations. The system would use a two-cycle program command sequence as required by the Unlock Bypass mode. Removing  $V_{HH}$  from the WP#/ACC pin returns the device to normal operation. Note that the WP#/ACC pin must not be at  $V_{HH}$  for operations other than accelerated programming, or device damage may result. In addition, the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

#### **Autoselect Functions**

If the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7–DQ0. Standard read cycle timings apply in this mode. Refer to the Autoselect Mode and Autoselect Command Sequence sections for more information.

# Simultaneous Read/Write Operations with Zero Latency

This device is capable of reading data from one bank of memory while programming or erasing in the other bank of memory. An erase operation may also be suspended to read from or program to another location within the same bank (except the sector being erased). Figure 21 shows how read and write cycles may be initiated for simultaneous operation with zero latency.  $I_{CC6}$  and  $I_{CC7}$  in the DC Characteristics table represent the current specifications for read-while-program and read-while-erase, respectively.

### **Standby Mode**

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when the CE#f and RESET# pins are both held at  $V_{CC} \pm 0.3$  V. (Note that this is a more restricted voltage range than  $V_{IH}$ .) If CE#f and RESET# are held at  $V_{IH}$ , but not within  $V_{CC} \pm 0.3$  V, the device will be in the standby mode, but the standby current will be greater. The device requires standard access time ( $t_{CE}$ ) for read access when the device is in either of these standby modes, before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

 ${\sf I}_{\sf CC3}$  in the DC Characteristics table represents the standby current specification.

### **Automatic Sleep Mode**

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for  $t_{ACC}$  + 30 ns. The automatic sleep mode is independent of the CE#f, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system. I<sub>CC4</sub> in the DC Characteristics table represents the automatic sleep mode current specification.

### **RESET#: Hardware Reset Pin**

The RESET# pin provides a hardware method of resetting the device to reading array data. When the RESET# pin is driven low for at least a period of  $t_{RP}$ , the device immediately terminates any operation in progress, tristates all output pins, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at  $V_{SS} \pm 0.3$  V, the device draws CMOS standby current ( $I_{CC4}$ ). If RESET# is held at  $V_{IL}$  but not within  $V_{SS} \pm 0.3$  V, the standby current will be greater.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a "0" (busy) until the internal reset operation is complete, which requires a time of  $t_{READY}$  (during Embedded Algorithms). The system can thus monitor RY/BY# to determine whether the reset operation is complete. If RESET# is asserted when a program or erase operation is not executing (RY/BY# pin is "1"), the reset operation is completed within a time of  $t_{READY}$  (not during Embedded Algorithms). The system can read data  $t_{RH}$  after the RESET# pin returns to V<sub>IH</sub>.

Refer to the AC Characteristics tables for RESET# parameters and to Figure 15 for the timing diagram.

### **Output Disable Mode**

When the OE# input is at  $V_{IH}$ , output from the device is disabled. The output pins are placed in the high impedance state.

Bank	Megabits	Sector Sizes
Bank 1	4 Mb	Eight 8 Kbyte/4 Kword, Seven 64 Kbyte/32 Kword
Bank 2	12 Mb	Twenty-four 64 Kbyte/32 Kword
Bank 3	12 Mb	Twenty-four 64 Kbyte/32 Kword
Bank 4	4 Mb	Eight 64 Kbyte/32 Kword

Table 5. Device Bank Division

Am29DL320GT	Sector	Sector Address A20–A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
	SA0	000000xxx	64/32	000000h-00FFFFh	000000h-07FFFh
-	SA1	000001xxx	64/32	010000h-01FFFFh	008000h-0FFFFh
-	SA2	000010xxx	64/32	020000h-02FFFFh	010000h-17FFFh
Bank 4	SA3	000011xxx	64/32	030000h-03FFFFh	018000h-01FFFFh
3an	SA4	000100xxx	64/32	040000h-04FFFFh	020000h-027FFFh
	SA5	000101xxx	64/32	050000h-05FFFFh	028000h-02FFFFh
-	SA6	000110xxx	64/32	060000h-06FFFFh	030000h-037FFFh
-	SA7	000111xxx	64/32	070000h-07FFFFh	038000h-03FFFFh
	SA8	001000xxx	64/32	080000h-08FFFFh	040000h-047FFFh
-	SA9	001001xxx	64/32	090000h-09FFFFh	048000h-04FFFFh
-	SA10	001010xxx	64/32	0A0000h-0AFFFFh	050000h-057FFFh
-	SA11	001011xxx	64/32	0B0000h-0BFFFFh	058000h-05FFFFh
-	SA12	001100xxx	64/32	0C0000h-0CFFFFh	060000h-067FFFh
-	SA13	001101xxx	64/32	0D0000h-0DFFFFh	068000h-06FFFFh
-	SA14	001110xxx	64/32	0E0000h-0EFFFFh	070000h-077FFFh
-	SA15	001111xxx	64/32	0F0000h-0FFFFFh	078000h-07FFFFh
-	SA16	010000xxx	64/32	100000h-10FFFFh	080000h-087FFFh
-	SA17	010001xxx	64/32	110000h-11FFFFh	088000h-08FFFFh
-	SA18	010010xxx	64/32	120000h-12FFFFh	090000h-097FFFh
к 3	SA19	010011xxx	64/32	130000h-13FFFFh	098000h-09FFFFh
Bank 3	SA20	010100xxx	64/32	140000h-14FFFFh	0A0000h-0A7FFFh
	SA21	010101xxx	64/32	150000h-15FFFFh	0A8000h-0AFFFFh
	SA22	010110xxx	64/32	160000h-16FFFFh	0B0000h-0B7FFFh
	SA23	010111xxx	64/32	170000h-17FFFFh	0B8000h-0BFFFFh
	SA24	011000xxx	64/32	180000h–18FFFFh	0C0000h-0C7FFFh
	SA25	011001xxx	64/32	190000h–19FFFFh	0C8000h-0CFFFFh
_	SA26	011010xxx	64/32	1A0000h-1AFFFFh	0D0000h-0D7FFFh
	SA27	011011xxx	64/32	1B0000h-1BFFFFh	0D8000h-0DFFFFh
	SA28	011100xxx	64/32	1C0000h-1CFFFFh	0E0000h-0E7FFh
_	SA29	011101xxx	64/32	1D0000h-1DFFFFh	0E8000h-0EFFFFh
_	SA30	011110xxx	64/32	1E0000h-1EFFFFh	0F0000h-0F7FFFh
	SA31	011111xxx	64/32	1F0000h–1FFFFFh	0F8000h–0FFFFFh
_	SA32	100000xxx	64/32	200000h-20FFFFh	100000h-107FFFh
_	SA33	100001xxx	64/32	210000h-21FFFFh	108000h-10FFFFh
_	SA34	100010xxx	64/32	220000h-22FFFFh	110000h–117FFFh
_	SA35	100011xxx	64/32	230000h-23FFFFh	118000h-11FFFFh
_	SA36	100100xxx	64/32	240000h-24FFFFh	120000h-127FFFh
_	SA37	100101xxx	64/32	250000h-25FFFFh	128000h-12FFFFh
	SA38	100110xxx	64/32	260000h-26FFFFh	130000h-137FFFh
Bank 2	SA39	100111xxx	64/32	270000h-27FFFFh	138000h-13FFFFh
Ba	SA40	101000xxx	64/32	280000h-28FFFFh	140000h–147FFFh
	SA41	101001xxx	64/32	290000h-29FFFFh	148000h–14FFFFh
	SA42	101010xxx	64/32	2A0000h-2AFFFFh	150000h–157FFFh
	SA43	101011xxx	64/32	2B0000h-2BFFFFh	158000h–15FFFFh
	SA44	101100xxx	64/32	2C0000h-2CFFFFh	160000h-167FFFh
	SA45	101101xxx	64/32	2D0000h-2DFFFFh	168000h-16FFFFh
	SA46	101110xxx	64/32	2E0000h-2EFFFh	170000h-177FFFh
	SA47	101111xxx	64/32	2F0000h–2FFFFFh	178000h-17FFFFh

#### Table 6. Top Boot Sector Addresses

Am29DL320GT	Sector	Sector Address A20–A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
	SA48	110000xxx	64/32	300000h-30FFFFh	180000h-187FFFh
ed)	SA49	110001xxx	64/32	310000h-31FFFFh	188000h-18FFFFh
inu	SA50	110010xxx	64/32	320000h-32FFFFh	190000h-197FFFh
(continued)	SA51	110011xxx	64/32	330000h-33FFFFh	198000h-19FFFFh
CC CC	SA52	110100xxx	64/32	340000h-34FFFFh	1A0000h-1A7FFFh
Bank 2	SA53	110101xxx	64/32	350000h-35FFFFh	1A8000h-1AFFFFh
Bar	SA54	110110xxx	64/32	360000h-36FFFFh	1B0000h-1B7FFFh
	SA55	110111xxx	64/32	370000h-37FFFFh	1B8000h-1BFFFFh
	SA56	111000xxx	64/32	380000h-38FFFFh	1C0000h-1C7FFFh
	SA57	111001xxx	64/32	390000h-39FFFFh	1C8000h-1CFFFFh
	SA58	111010xxx	64/32	3A0000h-3AFFFFh	1D0000h-1D7FFFh
	SA59	111011xxx	64/32	3B0000h-3BFFFFh	1D8000h-1DFFFFh
	SA60	111100xxx	64/32	3C0000h-3CFFFFh	1E0000h-1E7FFFh
	SA61	111101xxx	64/32	3D0000h-3DFFFFh	1E8000h-1EFFFFh
-	SA62	111110xxx	64/32	3E0000h-3EFFFFh	1F0000h-1F7FFFh
Bank	SA63	111111000	8/4	3F0000h-3F1FFFh	1F8000h-1F8FFFh
Be	SA64	11111001	8/4	3F2000h-3F3FFFh	1F9000h-1F9FFFh
	SA65	111111010	8/4	3F4000h-3F5FFFh	1FA000h-1FAFFFh
	SA66	111111011	8/4	3F6000h-3F7FFFh	1FB000h-1FBFFFh
	SA67	11111100	8/4	3F8000h-3F9FFFh	1FC000h-1FCFFFh
	SA68	11111101	8/4	3FA000h-3FBFFFh	1FD000h-1FDFFFh
	SA69	11111110	8/4	3FC000h-3FDFFFh	1FE000h-1FEFFFh
	SA70	11111111	8/4	3FE000h-3FFFFFh	1FF000h-1FFFFFh

#### Table 6. Top Boot Sector Addresses (Continued)

**Note:** The address range is A20:A-1 in byte mode (BYTE#= $V_{IL}$ ) or A20:A0 in word mode (BYTE#= $V_{IH}$ ). The bank address bits are A20–A18.

#### Table 7. Top Boot SecSi<sup>™</sup> Sector Addresses

Device	Sector Address	Sector Size	(x8)	(x16)
	A20–A12	(Bytes/Words)	Address Range	Address Range
Am29DL320GT	111111xxx	256/128	3FE000h-3FE0FFh	1F0000h-1FF07Fh

#### Table 8. Bottom Boot Sector Addresses

Am29DL320GB	Sector	Sector Address A20–A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
	SA0	00000000	8/4	000000h-001FFFh	000000h-000FFFh
	SA1	00000001	8/4	002000h-003FFFh	001000h-001FFFh
	SA2	00000010	8/4	004000h-005FFFh	002000h-002FFFh
	SA3	00000011	8/4	006000h-007FFFh	003000h-003FFFh
	SA4	00000100	8/4	008000h-009FFFh	004000h-004FFFh
	SA5	00000101	8/4	00A000h-00BFFFh	005000h-005FFFh
-	SA6	000000110	8/4	00C000h-00DFFFh	006000h-006FFFh
Bank	SA7	000000111	8/4	00E000h-00FFFFh	007000h-007FFFh
ä	SA8	000001xxx	64/32	010000h-01FFFFh	008000h-00FFFFh
	SA9	000010xxx	64/32	020000h-02FFFFh	010000h-017FFFh
	SA10	000011xxx	64/32	030000h-03FFFFh	018000h-01FFFFh
	SA11	000100xxx	64/32	040000h-04FFFFh	020000h-027FFFh
	SA12	000101xxx	64/32	050000h-05FFFFh	028000h-02FFFFh
	SA13	000110xxx	64/32	060000h-06FFFFh	030000h-037FFFh
	SA14	000111xxx	64/32	070000h-07FFFFh	038000h-03FFFFh
	SA15	001000xxx	64/32	080000h-08FFFFh	040000h-047FFFh
	SA16	001001xxx	64/32	090000h-09FFFFh	048000h-04FFFFh
	SA17	001010xxx	64/32	0A0000h-0AFFFFh	050000h-057FFFh
	SA18	001011xxx	64/32	0B0000h-0BFFFFh	058000h-05FFFFh
_	SA19	001100xxx	64/32	0C0000h-0CFFFFh	060000h-067FFFh
	SA20	001101xxx	64/32	0D0000h-0DFFFFh	068000h-06FFFFh
	SA21	001110xxx	64/32	0E0000h-0EFFFFh	070000h-077FFFh
	SA22	001111xxx	64/32	0F0000h-0FFFFFh	078000h-07FFFFh
	SA23	010000xxx	64/32	100000h-10FFFFh	080000h-087FFFh
	SA24	010001xxx	64/32	110000h-11FFFFh	088000h-08FFFFh
	SA25	010010xxx	64/32	120000h-12FFFFh	090000h-097FFFh
k 2	SA26	010011xxx	64/32	130000h-13FFFFh	098000h-09FFFFh
Bank 2	SA27	010100xxx	64/32	140000h-14FFFFh	0A0000h-0A7FFFh
	SA28	010101xxx	64/32	150000h-15FFFFh	0A8000h-0AFFFFh
	SA29	010110xxx	64/32	160000h-16FFFFh	0B0000h-0B7FFFh
	SA30	010111xxx	64/32	170000h-17FFFFh	0B8000h-0BFFFFh
	SA31	011000xxx	64/32	180000h-18FFFFh	0C0000h-0C7FFFh
	SA32	011001xxx	64/32	190000h-19FFFFh	0C8000h-0CFFFFh
	SA33	011010xxx	64/32	1A0000h-1AFFFFh	0D0000h-0D7FFFh
	SA34	011011xxx	64/32	1B0000h-1BFFFFh	0D8000h-0DFFFFh
	SA35	011100xxx	64/32	1C0000h-1CFFFFh	0E0000h-0E7FFFh
F	SA36	011101xxx	64/32	1D0000h-1DFFFFh	0E8000h-0EFFFFh
F	SA37	011110xxx	64/32	1E0000h-1EFFFFh	0F0000h-0F7FFFh
	SA38	011111xxx	64/32	1F0000h-1FFFFFh	0F8000h-0FFFFFh
	SA39	100000xxx	64/32	200000h-20FFFFh	100000h-107FFFh
	SA40	100001xxx	64/32	210000h-21FFFFh	108000h-10FFFFh
3	SA41	100010xxx	64/32	220000h-22FFFFh	110000h-117FFFh
Bank 3	SA42	100011xxx	64/32	230000h-23FFFFh	118000h-11FFFFh
-	SA43	100100xxx	64/32	240000h-24FFFFh	120000h-127FFFh
╞	SA44 SA45	100101xxx 100110xxx	64/32 64/32	250000h-25FFFFh 260000h-26FFFFh	128000h-12FFFFh 130000h-137FFFh
	3443	TUUTTUXXX	04/32	2000001-20FFF11	1300001-1375511

Am29DL320GB	Sector	Sector Address A20–A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
	SA46	100111xxx	64/32	270000h-27FFFFh	138000h-13FFFFh
	SA47	101000xxx	64/32	280000h-28FFFFh	140000h-147FFFh
	SA48	101001xxx	64/32	290000h-29FFFFh	148000h-14FFFFh
	SA49	101010xxx	64/32	2A0000h-2AFFFFh	150000h-157FFFh
	SA50	101011xxx	64/32	2B0000h-2BFFFFh	158000h-15FFFFh
	SA51	101100xxx	64/32	2C0000h-2CFFFFh	160000h-167FFFh
(continued)	SA52	101101xxx	64/32	2D0000h-2DFFFFh	168000h-16FFFh
tiu	SA53	101110xxx	64/32	2E0000h-2EFFFFh	170000h-177FFFh
con	SA54	101111xxx	64/32	2F0000h-2FFFFFh	178000h-17FFFFh
~	SA55	111000xxx	64/32	300000h-30FFFFh	180000h-187FFFh
Bank	SA56	110001xxx	64/32	310000h-31FFFFh	188000h-18FFFFh
	SA57	110010xxx	64/32	320000h-32FFFFh	190000h-197FFFh
	SA58	110011xxx	64/32	330000h-33FFFFh	198000h-19FFFFh
	SA59	110100xxx	64/32	340000h-34FFFFh	1A0000h-1A7FFFh
	SA60	110101xxx	64/32	350000h-35FFFFh	1A8000h-1AFFFFh
	SA61	110110xxx	64/32	360000h-36FFFFh	1B0000h-1B7FFFh
	SA62	110111xxx	64/32	370000h-37FFFFh	1B8000h-1BFFFFh
	SA63	111000xxx	64/32	380000h-38FFFFh	1C0000h-1C7FFFh
	SA64	111001xxx	64/32	390000h-39FFFFh	1C8000h-1CFFFFh
	SA65	111010xxx	64/32	3A0000h-3AFFFFh	1D0000h-1D7FFFh
k 4	SA66	111011xxx	64/32	3B0000h-3BFFFFh	1D8000h-1DFFFFh
Bank 4	SA67	111100xxx	64/32	3C0000h-3CFFFFh	1E0000h-1E7FFFh
	SA68	111101xxx	64/32	3D0000h-3DFFFFh	1E8000h-1EFFFFh
	SA69	111110xxx	64/32	3E0000h-3EFFFFh	1F0000h-1F7FFFh
	SA70	111111xxx	64/32	3F0000h-3FFFFFh	1F8000h-1FFFFFh

#### Table 8. Bottom Boot Sector Addresses (Continued)

**Note:** The address range is A20:A-1 in byte mode (BYTE#= $V_{IL}$ ) or A20:A0 in word mode (BYTE#= $V_{IH}$ ). The bank address bits are A20–A18.

Table 9.	Bottom Boot	SecSi™	Sector	Addresses
----------	-------------	--------	--------	-----------

Device	Sector Address	Sector Size	(x8)	(x16)
	A20–A12	(Bytes/Words)	Address Range	Address Range
Am29DL320GB	000000xxx	256/128	000000h-0000FFh	00000h-00007Fh

### Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in Tables 15 and 16. This method does not require  $V_{ID}$ . Refer to the Autoselect Command Sequence section for more information.

# Sector/Sector Block Protection and Unprotection

(Note: For the following discussion, the term "sector" applies to both sectors and sector blocks. A sector block consists of two or more adjacent sectors that are protected or unprotected at the same time (see Table 10).

## Table 10.Top Boot Sector/Sector BlockAddresses for Protection/Unprotection

Sector	A20-A12	Sector/ Sector Block Size
SA0	000000XXX	64 Kbytes
SA1–SA3	000001XXX, 000010XXX 000011XXX	192 (3x64) Kbytes
SA4–SA7	0001XXXXX	256 (4x64) Kbytes
SA8–SA11	0010XXXXX	256 (4x64) Kbytes
SA12-SA15	0011XXXXX	256 (4x64) Kbytes
SA16-SA19	0100XXXXX	256 (4x64) Kbytes
SA20-SA23	0101XXXXX	256 (4x64) Kbytes
SA24–SA27	0110XXXXX	256 (4x64) Kbytes
SA28-SA31	0111XXXXX	256 (4x64) Kbytes
SA32-SA35	1000XXXXX	256 (4x64) Kbytes
SA36-SA39	1001XXXXX	256 (4x64) Kbytes
SA40-SA43	1010XXXXX	256 (4x64) Kbytes
SA44-SA47	1011XXXXX	256 (4x64) Kbytes
SA48-SA51	1100XXXXX	256 (4x64) Kbytes
SA52-SA55	1101XXXXX	256 (4x64) Kbytes
SA56-SA59	1110XXXXX	256 (4x64) Kbytes
SA60-SA62	111100XXX, 111101XXX, 111110XXX	192 (4x64) Kbytes
SA63	111111000	8 Kbytes
SA64	111111001	8 Kbytes
SA65	111111010	8 Kbytes
SA66	111111011	8 Kbytes

Sector	A20-A12	Sector/ Sector Block Size
SA67	111111100	8 Kbytes
SA68	111111101	8 Kbytes
SA69	111111110	8 Kbytes
SA70	111111111	8 Kbytes

The hardware sector protection feature disables both program and erase operations in any sector. The hardware sector unprotection feature re-enables both program and erase operations in previously protected sectors. Note that the sector unprotect algorithm unprotects all sectors in parallel. All previously protected sectors must be individually re-protected. To change data in protected sectors efficiently, the temporary sector un protect function is available. See "Temporary Sector/Sector Block Unprotect".

Sector protection and unprotection can be implemented as follows.

Sector protection and unprotection requires  $V_{ID}$  on the RESET# pin only, and can be implemented either in-system or via programming equipment. Figure 2 shows the algorithms and Figure 26 shows the timing diagram. This method uses standard microprocessor bus cycle timing. For sector unprotect, all unprotected sectors must first be protected prior to the first sector unprotect write cycle.

The device is shipped with all sectors unprotected.

It is possible to determine whether a sector is protected or unprotected. See the Autoselect Mode section for details.

## Write Protect (WP#)

The Write Protect function provides a hardware method of protecting certain boot sectors without using  $V_{ID}$ . This function is one of two provided by the WP#/ACC pin.

If the system asserts  $V_{IL}$  on the WP#/ACC pin, the device disables program and erase functions in the two "outermost" 8 Kbyte boot sectors independently of whether those sectors were protected or unprotected using the method described in "Sector/Sector Block Protection and Unprotection". The two outermost 8 Kbyte boot sectors are the two sectors containing the lowest addresses in a top-boot-configured device, or the two sectors containing the highest addresses in a top-boot-configured device.


If the system asserts  $V_{IH}$  on the WP#/ACC pin, the device reverts to whether the two outermost 8 Kbyte boot sectors were last set to be protected or unprotected. That is, sector protection or unprotection for these two sectors depends on whether they were last protected or unprotected using the method described in "Sector/Sector Block Protection and Unprotection".

Note that the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

## **Temporary Sector/Sector Block Unprotect**

(Note: For the following discussion, the term "sector" applies to both sectors and sector blocks. A sector block consists of two or more adjacent sectors that are protected or unprotected at the same time (see Table 10).


This feature allows temporary unprotection of previously protected sectors to change data in-system. The Sector Unprotect mode is activated by setting the RE-SET# pin to  $V_{ID}$  (11.5 V – 12.5 V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once  $V_{ID}$  is removed from the RESET# pin, all the previously protected sectors are protected again. Figure 1 shows the algorithm, and Figure 25 shows the timing diagrams, for this feature.



#### Notes:

- All protected sectors unprotected (If WP#/ACC = V<sub>IL</sub>, outermost boot sectors will remain protected).
- 2. All previously protected sectors are protected once again.

Figure 1. Temporary Sector Unprotect Operation



Note: The term "sector" in the figure applies to both sectors and sector blocks.

#### Figure 2. In-System Sector/Sector Block Protect and Unprotect Algorithms

### SecSi (Secured Silicon) Sector Flash Memory Region

The SecSi (Secured Silicon) Sector feature provides a Flash memory region that enables permanent part identification through an Electronic Serial Number (ESN). The SecSi Sector uses a SecSi Sector Indicator Bit to indicate whether or not the SecSi Sector is locked when shipped from the factory. This bit is permanently set at the factory and cannot be changed, which prevents cloning of a factory locked part. This ensures the security of the ESN once the product is shipped to the field.

AMD offers the device with the SecSi Sector either factory locked or customer lockable. The factory-locked version is always protected when shipped from the factory, and has the SecSi Sector Indicator Bit permanently set to a "1." The customer-lockable version is shipped with the unprotected, allowing customers to utilize the that sector in any manner they choose. The customer-lockable version has the SecSi Sector Indicator Bit permanently set to a "0." Thus, the SecSi Sector Indicator Bit prevents customer-lockable devices from being used to replace devices that are factory locked.

The system accesses the SecSi Sector through a command sequence (see "Enter SecSi Sector/Exit SecSi Sector Command Sequence"). After the system has written the Enter SecSi Sector command sequence, it may read the SecSi Sector by using the addresses normally occupied by the boot sectors. This mode of operation continues until the system issues the Exit SecSi Sector command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to the boot sectors.

## Factory Locked: SecSi Sector Programmed and Protected At the Factory

In a factory locked device, the SecSi Sector is protected when the device is shipped from the factory. The SecSi Sector cannot be modified in any way. The device is available preprogrammed with a random, secure ESN only.

In the Top Boot device the ESN will be at addresses 1FF000h-1FF007h in word mode (or addresses 3FE000h-3FE00Fh in byte mode).

#### Customer Lockable: SecSi Sector NOT Programmed or Protected At the Factory

If the security feature is not required, the SecSi Sector can be treated as an additional Flash memory space, expanding the size of the available Flash array. The SecSi Sector can be read any number of times, but can be programmed and locked only once, and cannot be erased. Note that the accelerated programming (ACC) and unlock bypass functions are not available when programming the SecSi Sector.

The SecSi Sector area can be protected using one of the following procedures:

- Write the three-cycle Enter SecSi Sector Region command sequence, and then follow the in-system sector protect algorithm as shown in Figure 2, except that *RESET# may be at either V<sub>IH</sub> or V<sub>ID</sub>*. This allows in-system protection of the without raising any device pin to a high voltage. Note that this method is only applicable to the SecSi Sector.
- Write the three-cycle Enter SecSi Sector Region command sequence, and then use the alternate method of sector protection described in the "Sector/Sector Block Protection and Unprotection".

Once the SecSi Sector is locked and verified, the system must write the Exit SecSi Sector Region command sequence to return to reading and writing the remainder of the array.

The SecSi Sector protection must be used with caution since, once protected, there is no procedure available for unprotecting the SecSi Sector area and none of the bits in the SecSi Sector memory space can be modified in any way.

## Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to Tables 15 and 16 for command definitions). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during  $V_{CC}$  power-up and power-down transitions, or from system noise.

### Low V<sub>CC</sub> Write Inhibit

When  $V_{CC}$  is less than  $V_{LKO}$ , the device does not accept any write cycles. This protects data during  $V_{CC}$  power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets to reading array data. Subsequent writes are ignored until  $V_{CC}$  is greater than  $V_{LKO}$ . The system must provide the proper signals to the control pins to prevent unintentional writes when  $V_{CC}$  is greater than  $V_{LKO}$ .

### Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on OE#, CE#f or WE# do not initiate a write cycle.

### Logical Inhibit

Write cycles are inhibited by holding any one of OE# =  $V_{IL}$ , CE#f =  $V_{IH}$  or WE# =  $V_{IH}$ . To initiate a write cycle,

CE#f and WE# must be a logical zero while OE# is a logical one.

#### Power-Up Write Inhibit

If WE# = CE#f =  $V_{IL}$  and OE# =  $V_{IH}$  during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to reading array data on power-up.

# COMMON FLASH MEMORY INTERFACE (CFI)

The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified software algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and backward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility. This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address 55h in word mode (or address AAh in byte mode), any time the device is ready to read array data. The system can read CFI information at the addresses given in Tables 11–14. To terminate reading CFI data, the system must write the reset command. The CFI Query mode is not accessible when the device is executing an Embedded Program or embedded erase algorithm.

The system can also write the CFI query command when the device is in the autoselect mode. The device enters the CFI query mode, and the system can read CFI data at the addresses given in Tables 11–14. The system must write the reset command to return the device to the autoselect mode.

For further information, please refer to the CFI Specification and CFI Publication 100, available via the World Wide Web at http://www.amd.com/products/nvd/overview/cfi.html. Alternatively, contact an AMD representative for copies of these documents.

······································				
Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description	
10h	20h	0051h	Query Unique ASCII string "QRY"	
11h	22h	0052h		
12h	24h	0059h		
13h	26h	0002h	Primary OEM Command Set	
14h	28h	0000h		
15h	2Ah	0040h	Address for Primary Extended Table	
16h	2Ch	0000h		
17h	2Eh	0000h	Alternate OEM Command Set (00h = none exists)	
18h	30h	0000h		
19h	32h	0000h	Address for Alternate OEM Extended Table (00h = none exists)	
1Ah	34h	0000h		

Table 11. CFI Query Identification String

Table 12.	System Interface String
-----------	-------------------------

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description
1Bh	36h	0027h	V <sub>CC</sub> Min. (write/erase) D7–D4: volt, D3–D0: 100 millivolt
1Ch	38h	0036h	V <sub>CC</sub> Max. (write/erase) D7–D4: volt, D3–D0: 100 millivolt
1Dh	3Ah	0000h	$V_{PP}$ Min. voltage (00h = no $V_{PP}$ pin present)
1Eh	3Ch	0000h	$V_{PP}$ Max. voltage (00h = no $V_{PP}$ pin present)
1Fh	3Eh	0004h	Typical timeout per single byte/word write $2^N \mu s$
20h	40h	0000h	Typical timeout for Min. size buffer write $2^{N} \mu s$ (00h = not supported)
21h	42h	000Ah	Typical timeout per individual block erase 2 <sup>N</sup> ms
22h	44h	0000h	Typical timeout for full chip erase $2^{N}$ ms (00h = not supported)
23h	46h	0005h	Max. timeout for byte/word write 2 <sup>N</sup> times typical
24h	48h	0000h	Max. timeout for buffer write 2 <sup>N</sup> times typical
25h	4Ah	0004h	Max. timeout per individual block erase 2 <sup>N</sup> times typical
26h	4Ch	0000h	Max. timeout for full chip erase $2^{N}$ times typical (00h = not supported)

## Table 13. Device Geometry Definition

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description
27h	4Eh	0016h	Device Size = 2 <sup>N</sup> byte
28h	50h	0002h	Flash Device Interface description (refer to CFI publication 100)
29h	52h	0000h	
2Ah	54h	0000h	Max. number of byte in multi-byte write = 2 <sup>N</sup>
2Bh	56h	0000h	(00h = not supported)
2Ch	58h	0002h	Number of Erase Block Regions within device
2Dh 2Eh 2Fh 30h	5Ah 5Ch 5Eh 60h	0007h 0000h 0020h 0000h	Erase Block Region 1 Information (refer to the CFI specification or CFI publication 100)
31h	62h	003Eh	Erase Block Region 2 Information
32h	64h	0000h	
33h	66h	0000h	
34h	68h	0001h	
35h	6Ah	0000h	Erase Block Region 3 Information
36h	6Ch	0000h	
37h	6Eh	0000h	
38h	70h	0000h	
39h	72h	0000h	Erase Block Region 4 Information
3Ah	74h	0000h	
3Bh	76h	0000h	
3Ch	78h	0000h	

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description						
40h 41h 42h	80h 82h 84h	0050h 0052h 0049h	Query-unique ASCII string "PRI"						
43h	86h	0031h	Major version number, ASCII						
44h	88h	0033h	Minor version number, ASCII						
45h	8Ah	0004h	Address Sensitive Unlock (Bits 1-0) 0 = Required, 1 = Not Required Silicon Revision Number (Bits 7-2)						
46h	8Ch	0002h	Erase Suspend 0 = Not Supported, 1 = To Read Only, 2 = To Read & Write						
47h	8Eh	0001h	Sector Protect 0 = Not Supported, X = Number of sectors in per group						
48h	90h	0001h	Sector Temporary Unprotect 00 = Not Supported, 01 = Supported						
49h	92h	0004h	Sector Protect/Unprotect scheme 04 = 29LV800 mode						
4Ah	94h	0038h	Simultaneous Operation 00 = Not Supported, 38 = Number of Sectors Excluding Bank 1						
4Bh	96h	0000h	Burst Mode Type 00 = Not Supported, 01 = Supported						
4Ch	98h	0000h	Page Mode Type 00 = Not Supported, 01 = 4 Word Page, 02 = 8 Word Page						
4Dh	9Ah	0085h	ACC (Acceleration) Supply Minimum 00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV						
4Eh	9Ch	0095h	ACC (Acceleration) Supply Maximum 00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV						
4Fh	9Eh	000Xh	Top/Bottom Boot Sector Flag 02h = Bottom Boot Device, 03h = Top Boot Device						

## Table 14. Primary Vendor-Specific Extended Query

## **COMMAND DEFINITIONS**

Writing specific address and data commands or sequences into the command register initiates device operations. Tables 15 and 16 define the valid register command sequences. Writing **incorrect address and data values** or writing them in the **improper sequence** resets the device to reading array data.

All addresses are latched on the falling edge of WE# or CE#f, whichever happens later. All data is latched on the rising edge of WE# or CE#f, whichever happens first. Refer to the AC Characteristics section for timing diagrams.

## **Reading Array Data**

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. Each bank is ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the corresponding bank enters the erase-suspend-read mode, after which the system can read data from any non-erase-suspended sector within the same bank. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See the Erase Suspend/Erase Resume Commands section for more information.

The system *must* issue the reset command to return a bank to the read (or erase-suspend-read) mode if DQ5 goes high during an active program or erase operation, or if the bank is in the autoselect mode. See the next section, Reset Command, for more information.

See also Requirements for Reading Array Data in the Device Bus Operations section for more information. The Flash Read-Only Operations table provides the read parameters, and Figure 14 shows the timing diagram.

### **Reset Command**

Writing the reset command resets the banks to the read or erase-suspend-read mode. Address bits are don't cares for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the bank to which the system was writing to reading array data. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the bank to

which the system was writing to reading array data. If the program command sequence is written to a bank that is in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode. Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command must be written to return to reading array data. If a bank entered the autoselect mode while in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode.

If DQ5 goes high during a program or erase operation, writing the reset command returns the banks to reading array data (or erase-suspend-read mode if that bank was in Erase Suspend).

## **Autoselect Command Sequence**

The autoselect command sequence allows the host system to access the manufacturer and device codes, and determine whether or not a sector is protected. Tables 15 and 16 show the address and data requirements. The autoselect command sequence may be written to an address within a bank that is either in the read or erase-suspend-read mode. The autoselect command may not be written while the device is actively programming or erasing in the other bank.

The autoselect command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle that contains the bank address and the autoselect command. The bank then enters the autoselect mode. The system may read at any address within the same bank any number of times without initiating another autoselect command sequence:

- A read cycle at address (BA)XX00h (where BA is the bank address) returns the manufacturer code.
- A read cycle at address (BA)XX01h in word mode (or (BA)XX02h in byte mode) returns the device code.
- A read cycle to an address containing a sector address (SA) within the same bank, and the address 02h on A7–A0 in word mode (or the address 04h on A6–A-1 in byte mode) returns 01h if the sector is protected, or 00h if it is unprotected. (Refer to Tables 6–8 for valid sector addresses).

The system must write the reset command to return to reading array data (or erase-suspend-read mode if the bank was previously in Erase Suspend).

#### Enter SecSi Sector/Exit SecSi Sector Command Sequence

The system can access the SecSi Sector region by issuing the three-cycle Enter SecSi Sector command sequence. The device continues to access the SecSi Sector region until the system issues the four-cycle Exit SecSi Sector command sequence. The Exit SecSi Sector command sequence returns the device to normal operation. Tables 15 and 16 show the address and data requirements for both command sequences. See also "SecSi (Secured Silicon) Sector Flash Memory Region" for further information. Note that a hardware reset (RESET#=V<sub>IL</sub>) will reset the device to reading array data.

#### **Byte/Word Program Command Sequence**

The system may program the device by word or byte, depending on the state of the CIOf pin. Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is *not* required to provide further controls or timings. The device automatically provides internally generated program pulses and verifies the programmed cell margin. Tables 15 and 16 show the address and data requirements for the byte program command sequence.

When the Embedded Program algorithm is complete, that bank then returns to reading array data and addresses are no longer latched. The system can determine the status of the program operation by using DQ7, DQ6, or RY/BY#. Refer to the Write Operation Status section for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a **hardware reset** immediately terminates the program operation. The program command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

Programming is allowed in any sequence and across sector boundaries. A bit cannot be programmed from "0" back to a "1." Attempting to do so may cause that bank to set DQ5 = 1, or cause the DQ7 and DQ6 status bits to indicate the operation was success-

ful. However, a succeeding read will show that the data is still "0." Only erase operations can convert a "0" to a "1."


#### **Unlock Bypass Command Sequence**

The unlock bypass feature allows the system to program bytes or words to a bank faster than using the standard program command sequence. The unlock bypass command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. That bank then enters the unlock bypass mode. A two-cycle unlock bypass program command sequence is all that is required to program in this mode. The first cycle in this sequence contains the unlock bypass program command, A0h; the second cycle contains the program address and data. Additional data is programmed in the same manner. This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. Tables 15 and 16 show the requirements for the command sequence.

During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass reset command sequence. The first cycle must contain the bank address and the data 90h. The second cycle need only contain the data 00h. The bank then returns to the reading array data.

The device offers accelerated program operations through the WP#/ACC pin. When the system asserts  $V_{HH}$  on the WP#/ACC pin, the device automatically enters the Unlock Bypass mode. The system may then write the two-cycle Unlock Bypass program command sequence. The device uses the higher voltage on the WP#/ACC pin to accelerate the operation. Note that the WP#/ACC pin must not be at  $V_{HH}$  any operation other than accelerated programming, or device damage may result. In addition, the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

Figure 3 illustrates the algorithm for the program operation. Refer to the Flash Erase and Program Operations table in the AC Characteristics section for parameters, and Figure 18 for timing diagrams.



Note: Seefor program command sequence.



## **Chip Erase Command Sequence**

Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. Tables 15 and 16 show the address and data requirements for the chip erase command sequence.

When the Embedded Erase algorithm is complete, that bank returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. Refer to the Write Operation Status section for information on these status bits. Any commands written during the chip erase operation are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the chip erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

Figure 4 illustrates the algorithm for the erase operation. Refer to the Flash Erase and Program Operations tables in the AC Characteristics section for parameters, and Figure 20 section for timing diagrams.

## Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock cycles are written, and are then followed by the address of the sector to be erased, and the sector erase command. Tables 15 and 16 show the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 50 µs occurs. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50 µs, otherwise erasure may begin. Any sector erase address and command following the exceeded time-out may or may not be accepted. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. Any command other than Sector Erase or Erase Suspend during the time-out period resets that bank to reading array data. The system must rewrite the command sequence and any additional addresses and commands.

The system can monitor DQ3 to determine if the sector erase timer has timed out (See the section on DQ3: Sector Erase Timer.). The time-out begins from the rising edge of the final WE# pulse in the command sequence.

When the Embedded Erase algorithm is complete, the bank returns to reading array data and addresses are no longer latched. Note that while the Embedded Erase operation is in progress, the system can read data from the non-erasing bank. The system can determine the status of the erase operation by reading DQ7, DQ6, DQ2, or RY/BY# in the erasing bank. Refer to the Write Operation Status section for information on these status bits.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the sector erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

Figure 4 illustrates the algorithm for the erase operation. Refer to the Flash Erase and Program Operations tables in the AC Characteristics section for parameters, and Figure 20 section for timing diagrams.

# Erase Suspend/Erase Resume Commands

The Erase Suspend command, B0h, allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. The bank address is required when writing this command. This command is valid only during the sector erase operation, including the 50 µs time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm.

When the Erase Suspend command is written during the sector erase operation, the device requires a maximum of 20  $\mu$ s to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.


After the erase operation has been suspended, the bank enters the erase-suspend-read mode. The system can read data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Reading at any address within erase-suspended sectors produces status information on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. Refer to the Write Operation Status section for information on these status bits.

After an erase-suspended program operation is complete, the bank returns to the erase-suspend-read

mode. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard Byte Program operation. Refer to the Write Operation Status section for more information.

In the erase-suspend-read mode, the system can also issue the autoselect command sequence. Refer to the Autoselect Mode and Autoselect Command Sequence sections for details.

To resume the sector erase operation, the system must write the Erase Resume command. The bank address of the erase-suspended bank is required when writing this command. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the chip has resumed erasing.



#### Notes:

- 1. See Tables 15 and 16 for erase command sequence.
- 2. See the section on DQ3 for information on the sector erase timer.

Figure 4. Erase Operation

#### Table 15. Command Definitions (Flash Word Mode)

	Command	ŝ	Bus Cycles (Notes 2–5)											
Sequence		Cycles	First		Second		Third		Fourth		Fifth		Sixth	
(Note 1)		ΰ	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	d (Note 6)	1	RA	RD										
Rese	et (Note 7)	1	XXX	F0										
8)	Manufacturer ID	4	555	AA	2AA	55	(BA)555	90	(BA)X00	0001				
(Note	Device ID (Note 9)	4	555	AA	2AA	55	(BA)555	90	(BA)X01	7E	(BA) 0E	0A	(BA) 0F	0000/ 0001
Autoselect (Note	SecSi Sector Factory Protect (Note 10)	4	555	AA	2AA	55	(BA)555	90	(BA)X03	0082/0002				
Autos	Sector Protect Verify (Note 11)	4	555	AA	2AA	55	(BA)555	90	(SADD) X02	0000/0001				
Ente	r SecSi Sector Region	3	555	AA	2AA	55	555	88						
Exit	SecSi Sector Region	4	555	AA	2AA	55	555	90	XXX	00				
Prog	Iram	4	555	AA	2AA	55	555	A0	PA	PD				
Unlo	ck Bypass	3	555	AA	2AA	55	555	20						
Unlock Bypass Program (Note 12)		2	ххх	A0	PA	PD								
Unlock Bypass Reset (Note 13)		2	BA	90	XXX	00								
Chip Erase		6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
Sector Erase		6	555	AA	2AA	55	555	80	555	AA	2AA	55	SADD	30
Eras	e Suspend (Note 14)	1	BA	B0										
Eras	e Resume (Note 15)	1	BA	30										
CFI	Query (Note 16)	1	55	98										

#### Legend:

X = Don't care

RA = Address of the memory location to be read.

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE# or CE#f pulse, whichever happens later.

#### Notes:

- 1. See Table 1 for description of bus operations.
- 2. All values are in hexadecimal.
- 3. Except for the read cycle and the fourth cycle of the autoselect command sequence, all bus cycles are write cycles.
- 4. Data bits DQ15–DQ8 are don't care in command sequences, except for RD and PD.
- 5. Unless otherwise noted, address bits A20–A12 are don't cares.
- 6. No unlock or command cycles required when bank is in read mode.
- 7. The Reset command is required to return to reading array data (or to the erase-suspend-read mode if previously in Erase Suspend) when a bank is in the autoselect mode, or if DQ5 goes high (while the bank is providing status information).
- The fourth cycle of the autoselect command sequence is a read cycle. The system must provide the bank address to obtain the manufacturer ID, device ID, or SecSi Sector factory protect information. See the Autoselect Command Sequence section for more information.

PD = Data to be programmed at location PA. Data latches on the rising edge of WE# or CE#f pulse, whichever happens first.

SADD = Address of the sector to be verified (in autoselect mode) or erased. Address bits A20–A12 uniquely select any sector. BA = Address of the bank that is being switched to autoselect mode, is in bypass mode, or is being erased.

- 9. The device ID must be read across three cycles. The device ID is 00h for top boot and 01h for bottom boot.
- 10. The data is 80h for factory locked and 00h for not factory locked.
- 11. The data is 00h for an unprotected sector/sector block and 01h for a protected sector/sector block.
- 12. The Unlock Bypass command is required prior to the Unlock Bypass Program command.
- 13. The Unlock Bypass Reset command is required to return to reading array data when the bank is in the unlock bypass mode.
- 14. The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation, and requires the bank address.
- 15. The Erase Resume command is valid only during the Erase Suspend mode, and requires the bank address.
- 16. Command is valid when device is ready to read array data or when device is in autoselect mode.

		1					`		Byte Mo	,				
	Command	Cycles	ဖ Bus Cycles (Notes 2–5)											
Sequence			Fir	1	Second		Third		Fourth		Fifth		Sixth	
	(Note 1)	S	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Rea	d (Note 6)	1	RA	RD										
Res	et (Note 7)	1	XXX	F0										
8)	Manufacturer ID	4	AAA	AA	555	55	(BA) AAA	90	(BA) 00	01				
t (Note	Device ID (Note 9)	6	AAA	AA	555	55	(BA) AAA	90	(BA) 02	7E	(BA) 1C	0A	(BA) 1E	00/01
Autoselect	SecSi <sup>™</sup> Sector Factory Protect (Note 10)	4	AAA	AA	555	55	(BA) AAA	90	(BA) X06	82/02				
Auto	Sector Protect Verify (Note 11)	4	AAA	AA	555	55	(BA) AAA	90	(SADD) X04	00 01				
Ente	er SecSi Sector Region	3	AAA	AA	555	55	AAA	88	-	•				-
	SecSi Sector Region	4	AAA	AA	555	55	AAA	90	XXX	00				
	gram	4	AAA	AA	555	55	AAA	A0	PA	PD				
	ock Bypass	3	AAA	AA	555	55	AAA	20						
	ock Bypass Program (Note 12)	2	XXX	A0	PA	PD		-						
Unlock Bypass Reset (Note 13)		2	XXX	90	XXX	00								
Chip Erase		6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	AAA	10
Sector Erase		6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	SADD	30
Erase Suspend (Note 14)		1	BA	BO										
	se Resume (Note 15)	1	BA	30										
CFI Query (Note 16)		1	55	98										

#### Table 16. Command Definitions (Flash Byte Mode)

#### Legend:

X = Don't care

RA = Address of the memory location to be read.

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE# or CE#f pulse, whichever happens later.

#### Notes:

- 1. See Table 1 for description of bus operations.
- 2. All values are in hexadecimal.
- 3. Except for the read cycle and the fourth cycle of the autoselect command sequence, all bus cycles are write cycles.
- 4. Data bits DQ15–DQ8 are don't care in command sequences, except for RD and PD.
- 5. Unless otherwise noted, address bits A20–A12 are don't cares.
- 6. No unlock or command cycles required when bank is in read mode.
- 7. The Reset command is required to return to reading array data (or to the erase-suspend-read mode if previously in Erase Suspend) when a bank is in the autoselect mode, or if DQ5 goes high (while the bank is providing status information).
- The fourth cycle of the autoselect command sequence is a read cycle. The system must provide the bank address to obtain the manufacturer ID, device ID, or SecSi Sector factory protect information. Data bits DQ15–DQ8 are don't care. See the Autoselect Command Sequence section for more information.

PD = Data to be programmed at location PA. Data latches on the rising edge of WE# or CE#f pulse, whichever happens first. SADD = Address of the sector to be verified (in autoselect mode) or erased. Address bits A20–A12 uniquely select any sector. BA = Address of the bank that is being switched to autoselect mode, is in bypass mode, or is being erased.

- 9. The device ID must be read across three cycles. The device ID is 00h for top boot and 01h for bottom boot.
- 10. The data is 80h for factory locked and 00h for not factory locked.
- 11. The data is 00h for an unprotected sector/sector block and 01h for a protected sector/sector block.
- 12. The Unlock Bypass command is required prior to the Unlock Bypass Program command.
- 13. The Unlock Bypass Reset command is required to return to reading array data when the bank is in the unlock bypass mode.
- 14. The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation, and requires the bank address.
- 15. The Erase Resume command is valid only during the Erase Suspend mode, and requires the bank address.
- 16. Command is valid when device is ready to read array data or when device is in autoselect mode.

## WRITE OPERATION STATUS

The device provides several bits to determine the status of a program or erase operation: DQ2, DQ3, DQ5, DQ6, and DQ7. Table 17 and the following subsections describe the function of these bits. DQ7 and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. The device also provides a hardware-based output signal, RY/BY#, to determine whether an Embedded Program or Erase operation is in progress or has been completed.

## DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Program or Erase algorithm is in progress or completed, or whether a bank is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the command sequence.


During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately 1  $\mu$ s, then that bank returns to reading array data.

During the Embedded Erase algorithm, Data# Polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the bank enters the Erase Suspend mode, Data# Polling produces a "1" on DQ7. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 100  $\mu$ s, then the bank returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected. However, if the system reads DQ7 at an address within a protected sector, the status may not be valid.

Just prior to the completion of an Embedded Program or Erase operation, DQ7 may change asynchronously with DQ0–DQ6 while Output Enable (OE#) is asserted low. That is, the device may change from providing status information to valid data on DQ7. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the program or erase operation and DQ7 has valid data, the data outputs on DQ6–DQ0 may be still invalid. Valid data on DQ7–DQ0 will appear on successive read cycles.

Table 17 shows the outputs for Data# Polling on DQ7. Figure 5 shows the Data# Polling algorithm. Figure 22 in the AC Characteristics section shows the Data# Polling timing diagram.



#### Notes:

- VA = Valid address for programming. During a sector erase operation, a valid address is any sector address within the sector being erased. During chip erase, a valid address is any non-protected sector address.
- 2. DQ7 should be rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.

#### Figure 5. Data# Polling Algorithm

#### RY/BY#: Ready/Busy#

The RY/BY# is a dedicated, open-drain output pin which indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to  $V_{CC}$ .

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is reading array data, the standby mode, or one of the banks is in the erase-suspend-read mode.

Table 17 shows the outputs for RY/BY#.

#### DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. The system may use either OE# or CE#f to control the read cycles. When the operation is complete, DQ6 stops toggling.


After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 100  $\mu$ s, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see the subsection on DQ7: Data# Polling).

If a program address falls within a protected sector, DQ6 toggles for approximately 1 µs after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

Table 17 shows the outputs for Toggle Bit I on DQ6. Figure 6 shows the toggle bit algorithm. Figure 23 in the "AC Characteristics" section shows the toggle bit timing diagrams. Figure 24 shows the differences between DQ2 and DQ6 in graphical form. See also the subsection on DQ2: Toggle Bit II.



**Note:** The system should recheck the toggle bit even if DQ5 = "1" because the toggle bit may stop toggling as DQ5 changes to "1." See the subsections on DQ6 and DQ2 for more information.



## AMD

## DQ2: Toggle Bit II

The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE# or CE#f to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 17 to compare outputs for DQ2 and DQ6.

Figure 6 shows the toggle bit algorithm in flowchart form, and the section "DQ2: Toggle Bit II" explains the algorithm. See also the DQ6: Toggle Bit I subsection. Figure 23 shows the toggle bit timing diagram. Figure 24 shows the differences between DQ2 and DQ6 in graphical form.

### Reading Toggle Bits DQ6/DQ2

Refer to Figure 6 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not completed the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 6).

## **DQ5: Exceeded Timing Limits**

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1," indicating that the program or erase cycle was not successfully completed.

The device may output a "1" on DQ5 if the system tries to program a "1" to a location that was previously programmed to "0." **Only an erase operation can change a "0" back to a "1."** Under this condition, the device halts the operation, and when the timing limit has been exceeded, DQ5 produces a "1."

Under both these conditions, the system must write the reset command to return to reading array data (or to the erase-suspend-read mode if a bank was previously in the erase-suspend-program mode).

### **DQ3: Sector Erase Timer**

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not erasure has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out period is complete, DQ3 switches from a "0" to a "1." If the time between additional sector erase commands from the system can be assumed to be less than 50 µs, the system need not monitor DQ3. See also the Sector Erase Command Sequence section.

After the sector erase command is written, the system should read the status of DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure that the device has accepted the command sequence, and then read DQ3. If DQ3 is "1," the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0," the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted.

Table 17 shows the status of DQ3 relative to the other status bits.

	Status			DQ6	DQ5 (Note 1)	DQ3	DQ2 (Note 2)	RY/BY#
Standard	Embedded Progra	am Algorithm	DQ7#	Toggle	0	N/A	No toggle	0
Mode	Embedded Erase	0	Toggle	0	1	Toggle	0	
Erase	Erase-Suspend- Read	Erase Suspended Sector	1	No toggle	0	N/A	Toggle	1
Suspend Mode		Non-Erase Suspended Sector	Data	Data	Data	Data	Data	1
	Erase-Suspend-Program		DQ7#	Toggle	0	N/A	N/A	0

#### Table 17. Write Operation Status

Notes:

1. DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. Refer to the section on DQ5 for more information.

2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.

3. When reading write operation status bits, the system must always provide the bank address where the Embedded Algorithm is in progress. The device outputs array data if the system addresses a non-busy bank.

## **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature

Plastic Packages	–55°C to +125°C
Ambient Temperature	

with Power Applied .....-40°C to +85°C

Voltage with Respect to Ground

$V_{CC}f/V_{CC}s$ (Note 1)	–0.3 V to +4.0 V
RESET# (Note 2)	–0.5 V to +12.5 V
WP#/ACC	–0.5 V to +10.5 V
All other pins (Note 1)	–0.5 V to V <sub>CC</sub> +0.5 V
Output Short Circuit Current	(Note 3) 200 mA

#### Notes:

- 1. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is V<sub>CC</sub> +0.5 V. See Figure 7. During voltage transitions, input or I/O pins may overshoot to V<sub>CC</sub> +2.0 V for periods up to 20 ns. See Figure 8.
- Minimum DC input voltage on pins OE#, RESET#, and WP#/ACC is -0.5 V. During voltage transitions, OE#, WP#/ACC, and RESET# may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. See Figure 7. Maximum DC input voltage on pin RESET# is +12.5 V which may overshoot to +14.0 V for periods up to 20 ns. Maximum DC input voltage on WP#/ACC is +9.5 V which may overshoot to +12.0 V for periods up to 20 ns.
- No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

> Figure 7. Maximum Negative Overshoot Waveform

## **OPERATING RANGES**


#### Industrial (I) Devices


Ambient Temperature (T<sub>A</sub>) ....-40°C to +85°C

### V<sub>CC</sub>f/V<sub>CC</sub>s Supply Voltage

 $V_{CC}\text{f}/V_{CC}\text{s}$  for standard voltage range . . 2.7 V to 3.3 V

Operating ranges define those limits between which the functionality of the device is guaranteed.





## **CMOS Compatible**

Parameter Symbol	Parameter Description	Test Condition	ns	Min	Тур	Мах	Unit
I <sub>LI</sub>	Input Load Current	$V_{IN} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC max}$				±1.0	μA
I <sub>LIT</sub>	RESET# Input Load Current	$V_{CC} = V_{CC max}$ ; RESET# = 12.5 V				35	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC max}$				±1.0	μA
I <sub>LIA</sub>	ACC Input Leakage Current	V <sub>CC</sub> = V <sub>CC max</sub> , WP#/ACC = V <sub>ACC max</sub>				35	μA
		$CE#f = V_{IL}, OE# = V_{IH},$	5 MHz		10	16	
I f	Flash V <sub>CC</sub> Active Read Current	Byte Mode	1 MHz		2	4	m۸
l <sub>CC1</sub> f	(Notes 1, 2)	$CE#f = V_{IL}, OE# = V_{IH},$	5 MHz		10	16	mA
		Word Mode	1 MHz		2	4	
I <sub>CC2</sub> f	Flash V <sub>CC</sub> Active Write Current (Notes 2, 3)	$CE\#f=V_{IL},OE\#=V_{IH},$	WE# = V <sub>IL</sub>		15	30	mA
I <sub>CC3</sub> f	Flash V <sub>CC</sub> Standby Current (Note 2)	$V_{CC}f = V_{CC max}$ , CE#f, F WP#/ACC = $V_{CC}f \pm 0.3$	RESET#, V		0.2	5	μA
I <sub>CC4</sub> f	Flash V <sub>CC</sub> Reset Current (Note 2)	$V_{CC}f = V_{CC max}$ , RESET# = $V_{SS} \pm$ 0.3 V, WP#/ACC = $V_{CC}f \pm$ 0.3 V			0.2	5	μA
I <sub>CC5</sub> f	Flash V <sub>CC</sub> Current Automatic Sleep Mode (Notes 2, 4)	$V_{CC}f = V_{CC max}, V_{IH} = V_{C}$ $V_{IL} = V_{SS} \pm 0.3 V$	<sub>CC</sub> ±0.3 V;		0.2	5	μA
	Flash V <sub>CC</sub> Active		Byte 21		45		
I <sub>CC6</sub> f	Read-While-Program Current (Notes 1, 2)	$CE#f = V_{IL}, OE# = V_{IH}$	Word		21	45	mA
I <sub>CC7</sub> f	Flash V <sub>CC</sub> Active Read-While-Erase Current (Notes 1, 2)	$CE#f = V_{IL}, OE# = V_{IH}$	Byte Word		21 21	45 45	mA
I <sub>CC8</sub> f	Flash V <sub>CC</sub> Active Program-While-Erase-Suspended Current (Notes 2, 5)	CE#f = V <sub>IL</sub> , OE#f = V <sub>IH</sub>			17	35	mA
I	ACC Accelerated Program Current,		ACC pin		5	10	mA
ACC	Word or Byte	$CE\#f=V_{IL},OE\#=V_{IH}$	V <sub>CC</sub> pin		15	30	mA
V <sub>IL</sub>	Input Low Voltage			-0.2		0.8	V
V <sub>IH</sub>	Input High Voltage			2.4		$V_{CC} + 0.2$	V
V <sub>HH</sub>	Voltage for WP#/ACC Program Acceleration and Sector Protection/Unprotection			8.5		9.5	V
V <sub>ID</sub>	Voltage for Sector Protection, Autoselect and Temporary Sector Unprotect			11.5		12.5	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL}$ = 4.0 mA, $V_{CC}f$ = $V_{CC}s$ = $V_{CC min}$				0.45	V
V <sub>OH1</sub>	Output High Voltage	$I_{OH} = -2.0 \text{ mA}, V_{CC}f = V_{V_{CC} \text{ min}}$	√ <sub>CC</sub> s =	0.85 x V <sub>CC</sub>			V
V <sub>OH2</sub>		I <sub>OH</sub> = −100 μA, V <sub>CC</sub> = V	CC min	V <sub>CC</sub> -0.4			
V <sub>LKO</sub>	Flash Low V <sub>CC</sub> Lock-Out Voltage (Note 5)			2.3		2.5	V

## 


#### Notes:

- 1. The  $I_{CC}$  current listed is typically less than 2 mA/MHz, with OE# at  $V_{IH}$ .
- 2. Maximum  $I_{CC}$  specifications are tested with  $V_{CC} = V_{CC}max$ .
- 3. I<sub>CC</sub> active while Embedded Erase or Embedded Program is in progress.
- 4. Automatic sleep mode enables the low power mode when addresses remain stable for t<sub>ACC</sub> + 30 ns. Typical sleep mode current is 200 nA.
- 5. Not 100% tested.

## SRAM DC AND OPERATING CHARACTERISTICS


Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
I <sub>LI</sub>	Input Leakage Current	$V_{IN} = V_{SS}$ to $V_{CC}$	-1.0		1.0	μA
I <sub>LO</sub>	Output Leakage Current	$\begin{array}{l} CE1\#s = V_{IH},  CE2s = V_{IL}  or  OE\# = \\ V_{IH}  or  WE\# = V_{IL},  V_{IO} = V_{SS}  to  V_{CC} \end{array}$	-1.0		1.0	μA
I <sub>CC</sub>	Operating Power Supply Current	$\begin{split} I_{\text{IO}} &= 0 \text{ mA, CE1} \# \text{s} = V_{\text{IL}}, \text{CE2s} = \\ WE\# &= V_{\text{IH}}, V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \end{split}$			3	mA
l <sub>CC1</sub> s	Average Operating Current	$\begin{array}{l} Cycle \ time = 1 \ \mu s, \ 100\% \ duty, \\ I_{IO} = 0 \ mA, \ CE1 \# s \leq 0.2 \ V, \\ CE2 \geq V_{CC} - 0.2 \ V, \ V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$			3	mA
I <sub>CC2</sub> s	Average Operating Current	$ \begin{array}{l} Cycle \ time = Min., \ I_{IO} = 0 \ mA, \\ 100\% \ duty, \ CE1\#s = V_{IL}, \ CE2s = \\ V_{IH}, \ V_{IN} = V_{IL} = or \ V_{IH} \end{array} $			30	mA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1.0 mA	2.4			V
I <sub>SB</sub>	Standby Current (TTL)	$CE1\#s = V_{IH}, CE2 = V_{IL}, Other$ inputs = V <sub>IH</sub> or V <sub>IL</sub>			0.3	mA
I <sub>SB1</sub>	Standby Current (CMOS)	$\begin{array}{l} CE1\#s \geq V_{CC} - 0.2 \; V, CE2 \geq V_{CC} - \\ 0.2 \; V \; (CE1\#s \; controlled) \; or \; CE2 \leq \\ 0.2 \; V \; (CE2s \; controlled), \; CIOs = \\ V_{SS} \; or \; V_{CC}, \; Other \; input = 0 \; \sim \; V_{CC} \end{array}$			15	μA

**Zero-Power Flash** 



Note: Addresses are switching at 1 MHz






*Note: T* = 25 °*C* 

Figure 10. Typical I<sub>CC1</sub> vs. Frequency

## **TEST CONDITIONS**



#### Table 18. Test Specifications

Test Condition	70, 85 ns	Unit	
Output Load	1 TTL gate		
Output Load Capacitance, C <sub>L</sub> (including jig capacitance)	30	pF	
Input Rise and Fall Times	5	ns	
Input Pulse Levels	0.0–3.0	V	
Input timing measurement reference levels	1.5	V	
Output timing measurement reference levels	1.5	V	

## **KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS				
		Steady				
	Cha	Changing from H to L				
	Cha	anging from L to H				
XXXXXX	Don't Care, Any Change Permitted	Changing, State Unknown				
	Does Not Apply	Center Line is High Impedance State (High Z)				

KS000010-PAL




Figure 12. Input Waveforms and Measurement Levels



## AC CHARACTERISTICS SRAM CE#s Timing

Paran	Parameter       JEDEC     Std       Description		Test Setup		AllSpeeds	Unit
JEDEC	Std	Description	Test Setup		All Speeds	Omt
—	t <sub>CCR</sub>	CE#s Recover Time	—	Min	0	ns





Figure 13. Timing Diagram for Alternating Between SRAM to Flash


## **Flash Read-Only Operations**

Paran	neter			Toot Cotur		Speed	Options	11
JEDEC	Std	Description		Test Setup		70	85	Unit
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time (Note 1	Read Cycle Time (Note 1)		Min	70	85	ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address to Output Delay	Address to Output Delay		Max	70	85	ns
t <sub>ELQV</sub>	$t_{CE}$	Chip Enable to Output De	Chip Enable to Output Delay		Max	70	85	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Output	Delay		Max	30 40		ns
t <sub>EHQZ</sub>	t <sub>DF</sub>	Chip Enable to Output Hig	gh Z (Note 1)		Max	16		ns
t <sub>GHQZ</sub>	t <sub>DF</sub>	Output Enable to Output	High Z (Note 1)		Max	1	6	ns
t <sub>AXQX</sub>	t <sub>OH</sub>	Output Hold Time From A OE#, Whichever Occurs R	,		Min	0		ns
		Output Enable Hold Time	Read		Min	(	)	ns
	t <sub>OEH</sub>	Output Enable Hold Time (Note 1)	Toggle and Data# Polling		Min	1	0	ns

#### Notes:

- 1. Not 100% tested.
- 2. See Figure 11 and Table 18 for test specifications.





## Hardware Reset (RESET#)

Paran	neter	Description		All Creede	11
JEDEC	Std	Description	All Speeds	Unit	
	t <sub>Ready</sub>	RESET# Pin Low (During Embedded Algorithms) to Read Mode (See Note)	Max	20	μs
	t <sub>Ready</sub>	RESET# Pin Low (NOT During Embedded Algorithms) to Read Mode (See Note)	Max	500	ns
	t <sub>RP</sub>	RESET# Pulse Width	Min	500	ns
	t <sub>RH</sub>	Reset High Time Before Read (See Note)	Min	50	ns
	t <sub>RPD</sub>	RESET# Low to Standby Mode	Min	20	μs
	t <sub>RB</sub>	RY/BY# Recovery Time	Min	0	ns

#### Note: Not 100% tested.







Figure 15. Reset Timings

### Flash Word/Byte Configuration (CIOf)

Parameter				Speed	Options	11
JEDEC	Std	Description		70 85		Unit
	t <sub>ELFL</sub> /t <sub>ELFH</sub>	CE#f to CIOf Switching Low or High	Max	5		ns
	t <sub>FLQZ</sub>	CIOf Switching Low to Output HIGH Z	Max	16		ns
	t <sub>FHQV</sub>	CIOf Switching High to Output Active	Min	70 85		ns







**Note:** Refer to the Erase/Program Operations table for  $t_{AS}$  and  $t_{AH}$  specifications.

#### Figure 17. CIOf Timings for Write Operations


## Flash Erase and Program Operations

Paran	neter			Speed Option		Options	11	
JEDEC	Std	Description				70	85	Unit
t <sub>AVAV</sub>	t <sub>wc</sub>	Write Cycle Time (Not	e 1)		Min	70	85	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time (	WE# to Address)		Min	(	0	ns
	t <sub>ASO</sub>	Address Setup Time to Polling	o OE# or CE#f Low Du	iring Toggle Bit	Min	1	5	ns
t <sub>WLAX</sub>	t <sub>AH</sub>	Address Hold Time (W	/E# to Address)		Min	4	-5	ns
	t <sub>AHT</sub>	Address Hold Time Free Polling	Address Hold Time From CE#f or OE# High During Toggle Bit Polling		Min	(	0	ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Setup Time			Min	35	45	ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold Time			Min	(	0	ns
		OE# Hold Time	Read		Min	(	0	ns
	t <sub>OEH</sub>		Toggle and Data# Pol	ing	Min	1	0	ns
	t <sub>OEPH</sub>	Output Enable High D	uring Toggle Bit Polling		Min	Min 20		ns
t <sub>GHEL</sub>	t <sub>GHEL</sub>	Read Recovery Time	Before Write (OE# High	n to CE#f Low)	Min	(	C	ns
t <sub>GHWL</sub>	t <sub>GHWL</sub>	Read Recovery Time	Before Write (OE# High	n to WE# Low)	Min	0		ns
t <sub>WLEL</sub>	t <sub>ws</sub>	WE# Setup Time (CE#	#f to WE#)		Min	0		ns
t <sub>ELWL</sub>	t <sub>cs</sub>	CE#f Setup Time (WE	# to CE#f)		Min	(	0	ns
t <sub>EHWH</sub>	t <sub>wH</sub>	WE# Hold Time (CE#f	f to WE#)		Min	(	0	ns
t <sub>WHEH</sub>	t <sub>CH</sub>	CE#f Hold Time (CE#I	f to WE#)		Min	(	0	ns
t <sub>wLWH</sub>	t <sub>WP</sub>	Write Pulse Width			Min	30	35	ns
t <sub>ELEH</sub>	t <sub>CP</sub>	CE#f Pulse Width			Min	30	35	ns
t <sub>WHDL</sub>	t <sub>wPH</sub>	Write Pulse Width Hig	h		Min	3	0	ns
	t <sub>SR/W</sub>	Latency Between Rea	d and Write Operations	3	Min	(	0	ns
+	+	Brogromming Operatio	an (Nota 2)	Byte	Тур	Į	5	
t <sub>whwh1</sub>	t <sub>whwh1</sub>	Programming Operation		Word	Тур		7	μs
t <sub>wHWH1</sub>	t <sub>whwH1</sub>	Accelerated Programmer Word or Byte (Note 2)			Тур		4	μs
t <sub>WHWH2</sub>	t <sub>wHWH2</sub>	Sector Erase Operation (Note 2)		Тур	0	.4	sec	
	t <sub>VCS</sub>	V <sub>CC</sub> f Setup Time (Note 1)		Min	5	0	μs	
	t <sub>RB</sub>	Write Recovery Time I	From RY/BY#		Min	(	0	ns
	t <sub>BUSY</sub>	Program/Erase Valid 1	To RY/BY# Delay		Max	9	0	ns

Notes:

1. Not 100% tested.

2. See the "Flash Erase And Programming Performance" section for more information.



#### Notes:

- 1.  $PA = program address, PD = program data, D_{OUT}$  is the true data at the program address.
- 2. Illustration shows device in word mode.








Figure 19. Accelerated Program Timing Diagram




#### Notes:

- 1. SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operation Status").
- 2. These waveforms are for the word mode.

Figure 20. Chip/Sector Erase Operation Timings










**Note:** VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.





**Note:** VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle





**Note:** DQ2 toggles only when read at an address within an erase-suspended sector. The system may use OE# or CE#f to toggle DQ2 and DQ6.

#### Figure 24. DQ2 vs. DQ6

## **Temporary Sector/Sector Block Unprotect**

Parameter				All Creed Ontions	11
JEDEC	Std	Description		All Speed Options	Unit
	t <sub>VIDR</sub>	$V_{\text{ID}}$ Rise and Fall Time (See Note)	Min	500	ns
	t <sub>VHH</sub>	$V_{\rm HH}$ Rise and Fall Time (See Note)	Min	250	ns
	t <sub>RSP</sub>	RESET# Setup Time for Temporary Sector/Sector Block Unprotect	Min	4	μs
	t <sub>RRB</sub>	RESET# Hold Time from RY/BY# High for Temporary Sector/Sector Block Unprotect	Min	4	μs

Note: Not 100% tested.





Figure 25. Temporary Sector/Sector Block Unprotect Timing Diagram






## Alternate CE#f Controlled Erase and Program Operations

Parar	neter				Speed (	Options	
JEDEC	Std	Description			70	85	Unit
t <sub>AVAV</sub>	t <sub>wc</sub>	Write Cycle Time (Note 1)		Min	70	85	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time (WE# to	Address Setup Time (WE# to Address)		(	)	ns
	t <sub>ASO</sub>	Address Setup Time to CE#f Bit Polling	Low During Toggle	Min	1	5	ns
t <sub>ELAX</sub>	t <sub>AH</sub>	Address Hold Time	Address Hold Time		4	5	ns
	t <sub>AHT</sub>	Address Hold time from CE#f or OE# High During Toggle Bit Polling		Min	(	)	ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Setup Time	Data Setup Time		35	45	ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold Time		Min	0		ns
t <sub>GHEL</sub>	t <sub>GHEL</sub>	Read Recovery Time Before (OE# High to WE# Low)	Read Recovery Time Before Write (OE# High to WE# Low)		0		ns
t <sub>WLEL</sub>	t <sub>ws</sub>	WE# Setup Time		Min	(	)	ns
t <sub>EHWH</sub>	t <sub>wH</sub>	WE# Hold Time		Min	(	)	ns
t <sub>ELEH</sub>	t <sub>CP</sub>	CE#f Pulse Width		Min	30	35	ns
t <sub>EHEL</sub>	t <sub>CPH</sub>	CE#f Pulse Width High		Min	3	0	ns
		Programming Operation	Byte	Тур	5		
t <sub>wHWH1</sub>	t <sub>whwh1</sub>	(Note 2)	Word	Тур	7		μs
t <sub>whwh1</sub>	t <sub>WHWH1</sub>	Accelerated Programming Operation, Word or Byte (Note 2)		Тур	2	1	μs
t <sub>WHWH2</sub>	t <sub>whwh2</sub>	Sector Erase Operation (Note	e 2)	Тур	0	4	sec

Notes:

1. Not 100% tested.

2. See the "Flash Erase And Programming Performance" section for more information.




#### Notes:

- 1. Figure indicates last two bus cycles of a program or erase operation.
- 2. PA = program address, SA = sector address, PD = program data.
- 3. DQ7# is the complement of the data written to the device.  $D_{OUT}$  is the data written to the device.
- 4. Waveforms are for the word mode.

#### Figure 27. Flash Alternate CE#f Controlled Write (Erase/Program) Operation Timings

## **SRAM Read Cycle**

Parameter	Description		Speed Options		1114	
Symbol	Description		70	85	Unit	
t <sub>RC</sub>	Read Cycle Time	Min	70	85	ns	
t <sub>AA</sub>	Address Access Time	Max	70	85	ns	
t <sub>CO1</sub> , t <sub>CO2</sub>	Chip Enable to Output	Max	70	85	ns	
t <sub>OE</sub>	Output Enable Access Time	Max	35	45	ns	
t <sub>BA</sub>	LB#s, UB#s to Access Time	Мах	70	85	ns	
$t_{LZ1}, t_{LZ2}$	Chip Enable (CE1#s Low and CE2s High) to Low-Z Output	Min	10		ns	
t <sub>BLZ</sub>	UB#, LB# Enable to Low-Z Output	Min	10		ns	
t <sub>OLZ</sub>	Output Enable to Low-Z Output	Min	5		ns	
t <sub>HZ1</sub> , t <sub>HZ2</sub>	Chip Disable to High-Z Output	Max	25		ns	
t <sub>BHZ</sub>	UB#s, LB#s Disable to High-Z Output	Max	25		ns	
t <sub>OHZ</sub>	Output Disable to High-Z Output	Мах	2	5	ns	
t <sub>он</sub>	Output Data Hold from Address Change	Min	1	0	ns	



**Note:**  $CE1#s = OE# = V_{IL}$ ,  $CE2s = WE# = V_{IH}$ , UB#s and/or LB#s =  $V_{IL}$ 

### Figure 28. SRAM Read Cycle—Address Controlled





Figure 29. SRAM Read Cycle

#### Notes:

- 1.  $WE\# = V_{IH}$ , if CIOs is low, ignore UB#s/LB#s timing.
- 2. t<sub>HZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 3. At any given temperature and voltage condition, t<sub>HZ</sub> (Max.) is less than t<sub>LZ</sub> (Min.) both for a given device and from device to device interconnection.

### **SRAM Write Cycle**

Parameter	Description		Speed Options		11-14
Symbol	Description		70	85	Unit
t <sub>wc</sub>	Write Cycle Time	Min	70	85	ns
t <sub>Cw</sub>	Chip Enable to End of Write	Min	60	70	ns
t <sub>AS</sub>	Address Setup Time	Min	(	0	ns
t <sub>AW</sub>	Address Valid to End of Write	Min	60	70	ns
t <sub>BW</sub>	UB#s, LB#s to End of Write	Min	60	70	ns
t <sub>WP</sub>	Write Pulse Time	Min	50	60	ns
t <sub>wR</sub>	Write Recovery Time	Min	(	0	ns
	Write to Output High-Z	Min	0	0	
t <sub>wHZ</sub>		Max	20	25	ns
t <sub>DW</sub>	Data to Write Time Overlap	Min	30	35	ns
t <sub>DH</sub>	Data Hold from Write Time	Min	0		ns
t <sub>ow</sub>	End Write to Output Low-Z	min		5	ns



#### Notes:

- 1. WE# controlled, if CIOs is low, ignore UB#s and LB#s timing.
- 2.  $t_{CW}$  is measured from CE1#s going low to the end of write.
- 3. t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> applied in case a write ends as CE1#s or WE# going high.
- 4.  $t_{AS}$  is measured from the address valid to the beginning of write.
- 5. A write occurs during the overlap (t<sub>WP</sub>) of low CE#1 and low WE#. A write begins when CE1#s goes low and WE# goes low when asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A write ends at the earliest transition when CE1#s goes high and WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.




Address	t <sub>AS</sub> (See Note 2) t <sub>CW</sub> (See Note 4)
CE1#s	(See Note 2) t <sub>CW</sub> (See Note 4)
CE2s	
UB#s, LB#s	
WE#	(See Note 5)
Data In	t <sub>DW</sub> → ≪ t <sub>DH</sub> → Data Valid
Data Out	High-ZHigh-Z

#### Notes:

- 1. CE1#s controlled, if CIOs is low, ignore UB#s and LB#s timing.
- 2.  $t_{CW}$  is measured from CE1#s going low to the end of write.
- 3. t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> applied in case a write ends as CE1#s or WE# going high.
- 4.  $t_{AS}$  is measured from the address valid to the beginning of write.
- 5. A write occurs during the overlap (t<sub>WP</sub>) of low CE#1 and low WE#. A write begins when CE1#s goes low and WE# goes low when asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A write ends at the earliest transition when CE1#s goes high and WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.

#### Figure 31. SRAM Write Cycle—CE1#s Control



#### Notes:

- 1. UB#s and LB#s controlled, CIOs must be high.
- 2. t<sub>CW</sub> is measured from CE1#s going low to the end of write.
- 3.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  applied in case a write ends as CE1#s or WE# going high.
- 4.  $t_{AS}$  is measured from the address valid to the beginning of write.
- 5. A write occurs during the overlap (t<sub>WP</sub>) of low CE#1 and low WE#. A write begins when CE1#s goes low and WE# goes low when asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A write ends at the earliest transition when CE1#s goes high and WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.

#### Figure 32. SRAM Write Cycle—UB#s and LB#s Control

### Flash Erase And Programming Performance

Parameter		Typ (Note 1)	Max (Note 2)	Unit	Comments
Sector Erase Time		0.4	5	sec	Excludes 00h programming
Chip Erase Time		28		sec	prior to erasure (Note 4)
Byte Program Time		5	150	μs	
Word Program Time		7	210	μs	
Accelerated Byte/Word F	Accelerated Byte/Word Program Time		120	μs	Excludes system level overhead (Note 5)
Chip Program Time (Note 3)	Byte Mode	21	63		
	Word Mode	14	42	sec	

Notes:

1. Typical program and erase times assume the following conditions: 25°C, 3.0 V V<sub>CC</sub>, 1,000,000 cycles. Additionally, programming typicals assume checkerboard pattern.

2. Under worst case conditions of  $90^{\circ}$ C,  $V_{CC}$  = 2.7 V, 1,000,000 cycles.

3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum program times listed.

4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.

- 5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See Tables 15 and 16 for further information on command definitions.
- 6. The device has a minimum erase and program cycle endurance of 1,000,000 cycles.

## FLASH LATCHUP CHARACTERISTICS

Description	Min	Мах
Input voltage with respect to V <sub>SS</sub> on all pins except I/O pins (including OE#, and RESET#)	–1.0 V	12.5 V
Input voltage with respect to $V_{SS}$ on all I/O pins	-1.0 V	V <sub>CC</sub> + 1.0 V
V <sub>CC</sub> Current	–100 mA	+100 mA

**Note:** Includes all pins except  $V_{CC}$ . Test conditions:  $V_{CC} = 3.0$  V, one pin at a time.

## PACKAGE PIN CAPACITANCE

Parameter Symbol	Description	Test Setup	Тур	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0	11	14	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 0$	12	16	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	14	16	pF
C <sub>IN3</sub>	WP#/ACC Pin Capacitance	V <sub>IN</sub> = 0	17	20	pF

**Note:** 7.Test conditions  $T_A = 25^{\circ}C$ , f = 1.0 MHz.

## FLASH DATA RETENTION

Parameter Description	Test Conditions	Min	Unit
Minimum Pattern Data Retention Time	150°C	10	Years
	125°C	20	Years


### SRAM DATA RETENTION

Parameter Symbol	Parameter Description	Test Setup	Min	Тур	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	$CS1\#s \ge V_{CC} - 0.2 \text{ V (Note 1)}$	1.5		3.3	V
I <sub>DR</sub>	Data Retention Current	$V_{CC} = 3.0 \text{ V}, \text{ CE1} \# \text{s} \ge V_{CC} - 0.2 \text{ V}$ (Note 1)		1.0 (Note 2)	15	μA
t <sub>SDR</sub>	Data Retention Set-Up Time	See data retention waveforms	0			ns
t <sub>RDR</sub>	Recovery Time	See data retention wavelonns	t <sub>RC</sub>			ns

Notes:

1.  $CE1\#s \ge V_{CC} - 0.2 V$ ,  $CE2s \ge V_{CC} - 0.2 V$  (CE1#s controlled) or  $CE2s \le 0.2 V$  (CE2s controlled),  $CIOs = V_{SS}$  or  $V_{CC}$ .

2. Typical values are not 100% tested.









Figure 34. CE2s Controlled Data Retention Mode

## PHYSICAL DIMENSIONS FLB073—73-Ball Fine-Pitch Grid Array 8 x 11.6 mm



PACKAGE	F	'LB 073			N
JEDEC		N/A		NOTE	
	8.00mm	X 11.60mm	PACKAGE		
SYMBOL	MIN.	NOM.	MAX.		
A	-	-	1.40	PROFILE	
A1	0.20	-	0.30	BALL HEIGHT	
A2	0.95	-	1.09	BODY THICKNESS	
D		11.60 BSC		BODY SIZE	
Ε	8.00 BSC			BODY SIZE	
D1		8.80 BSC		MATRIX FOOTPRINT	
E1		7.20 BSC		MATRIX FOOTPRINT	
MD		12		MATRIX SIZE D DIRECTION	Z
ME		10		MATRIX SIZE E DIRECTION	
n		73		BALL COUNT	2
Øb	0.25	0.30	0.35	BALL DIAMETER	
eE	0.80 BSC			BALL PITCH	
eD	0.80 BSC			BALL PITCH	
SD/SE	0.40 BSC			SOLDER BALL PLACEMENT	
	A2,A3,A4,A5,A6,A7,A8,A9,B2,B3,B4,B7,B8,B9 C10,D1,D10,E1,E10,F5,F6,C5,C6,H1,H10 J1,J10,K1,K10,L2,L3,L4,L7,L8,L9, M2,M3,M4,M5,M6,M7,M8,M9			DEPOPULATED SOLDER BALLS	

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. n IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- 6 dimension "b" is measured at the maximum ball diameter in a plane parallel to datum c.
- $\stackrel{\frown}{\frown}$  sd and se are measured with respect to datums a and b and define the position of the center solder ball in the outer row.
  - when there is an odd number of solder balls in the outer RoW SD or se = 0.000.
  - when there is an even number of solder balls in the outer row, sd or se =  $\boxed{\mathbf{e}/2}$
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- 9. A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

### **REVISION SUMMARY**

### Revision A (January 3, 2002)

Initial release.

#### Trademarks

Copyright © 2002 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc.

ExpressFlash is a trademark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.